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I EXECUTIVE SUMMARY
 
Many space-to-space communication links will be required in the future to
 
make full use of space operations. These links will require large data rates
 
while minimizing interference with each other, with earth communications, and
 
with earth-to-satellite links.
 
The 100-200 GHz band appears to be particularly favorable for meeting these 
requirements because this frequency range is used very little and because band­
widths (and thus data rates) can conceptually be very large. Private spectrum 
allocations can be used to obtain frequency isolation between carriers, as demon­
strated by the charts shown in Figure 1. Small antennas can provide narrow beam­
widths for isolation as well as producing large gain. Several large absorption 
peaks (Figure 2) are available that provide isolation from earth communications 
and up-and-down links. Compactness of the system and jamming resistance further
 
enhance the attractiveness of using the 100-200 GHz band.
 
The Ultramicrowave Communications SystemEUCS) program was performed to
 
investigate the feasibility of a solid state system that could meet the projected
 
space-to-space'mequirements, while using the advantages of the 100-200 GHz
 
band. The program successfully demonstrated a laboratory model of a high fre­
quency communications system operating between 100-200 GHz. In the process, ven­
dor claims for performance specifications of discrete components were evaluated,
 
and a window was provided into present and future system design and integration
 
problems.
 
l
 
MECDONNELL DOUGLAS AS-TRONAUrIcs CGPArN - ST LOUIS DIVISION 
FINAL REPORTULTRAMICROWAVE COMMUNICATIONS SYSTEM - PHASE III 
REPORT MDC E2461 23 OCTOBER 1981 
WINDOW AND ABSORPTION BAND LIMITS
 
WINDOW ABSORPTION BAND LIMITS (GHZ) 
W2 100-105 
A2 105-134 
W3 134-170 
A3 170-190 
SERVICE ALLOCATIONS
 
SERVICE W2 A2 1W3 A3 TOTAL 
SATELLITE 14 2 7 4 27 
SCIENTIFIC 5 5 5 5 20 
TERRESTRIAL 24 5 14 8 51 
FIGURE 1: SUMMARY OF FCC ALLOCATIONS FROM 100-200 GHZ
 
1.1 Approach
 
The program was divided into three phases. In Phase I a survey of current
 
research and development activities at millimeter wave frequencies was performed,
 
and a search for vendors of RF hardware was initiated to determine component
 
availability and implement first order system design.
 
In Phase II a preliminary design of the RF subsystem was completed, and a
 
packaging study was performed to determine a minimum size of the system. Also,
 
the required RF hardware for the subsystem design was procured.
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FIGURE 2: ATMOSPHERIC ATTENUATION OF MILLIMETER WAVES
 
In Phase III the remainder of the system design and hardware procurement was
 
completed, the final demonstration unit was assembled, and system tests were per­
formed. Finally a system demonstration was given at NASA/JSC.
 
1.2 Results
 
We successfully designed and built a low cost transmitter/receiver demon­
stration unit using off-the-shelf millimeter wave components. The system uses
 
bi-phase modulation to transmit a 130 Mb/s bit serial stream at a carrier fre­
quency of 105 GHz over a range of approximately 100 meters. Figure 3 shows a
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FIGURE 3: ULTRAMICROWAVE COMMUNICATIONS SYSTEM AND SUPPORT EQUIPMENT
 
block diagram of the system and its support equipment.
 
Several key development problems were solved to construct the system. For
 
example, the carrier frequency of 105 GHz was chosen because the required RF
 
hardware was only available at the lower end (to 110 GHz) of the 100-200 GHz
 
spectrum. (Table 1 shows a chart of component availability for various frequency
 
ranges.)
 
Although off-the-shelf components were available at 105 GHz, conformance to
 
vendor specs was very poor with regards to noise figure, lifetime, etc. The RF 
system design had to be compensated for matching and isolation problems between 
devices, as well as instability and poor noise figure of discrete components. 
Further, delivery times ranged up to one year.
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°
°
°
° 
 X X X X X. XRF SOURCE (CW) X X X* 
MODULATORS X X X X
 
RF AMPLIFIERS X X
 
CIRCULATORS X X X
 
HORNS X X X X X X
 
MIXERS (FUNDAMENTAL) X X X X
 
MIXERSOHARMONIC) X X X X
 
X° X° ° °
 LOCAL OSCILLATORS (RF) X X X X* X X
 
LOCAL OSCILLATORS (IF} X X X X X
 
IF AMPLIFIERS X X X
 
WAVEGUIDE COMPONENTS X X X
 
ANTENNAE- - - - - - - -- ­
*SOLID-STATE NOT AVAILABLE 
TABLE 1: RF SUBSYSTEM COMPONENT AVAILABILITY
 
The development of a driving circuit for the bi-phase modulator was a key
 
readily available for our
development in the design of the system, as none was 

purposes. The circuit was designed to provide the proper levels to the diode of
 
It is also capable of handling the 130
the modulator for the two phase states. 

Mb/s data rate.
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Support equipment which had to be developed for the UCS includes: the A/D
 
Converter Multiplexer Subsystem, Demultiplexer D/A Converter Subsystem, and
 
Pseudo Random (PN) code generator. The A/D Converter Multiplexer Subsystem
 
(ADCMS) interfaces two 5 MHz analog video signals with the digital input to the
 
transmitter. The Demultiplexer D/A Converter Subsystem (DDACS) interfaces the
 
digital receiver output with two analog channels. It converts the receiver out­
put back to the two original 5 MHz video signals. The PN code generator produces
 
a 127 - bit digital code synchronous with an external clock. It was used for
 
checkout and testing of various digital circuitry in the system modules. 
(Appendix H contains a schematic of the PN code generator shown in drawing 5).
 
1.3 Conclusions
 
The UCS program demonstrated the performance possible in a communications 
system built to be operated above 100 GHz. While large performance improvements
 
could be realized with available components (at a higher cost), performance defi­
ciencies exist in several areas.
 
The apparent limitations to higher data rates are the clocking frequencies
 
of signal processing components, and the switching speed of the modulator driver
 
between the two phase states.
 
Operation is possible with available off-the-shelf RF components, but per­
formance predictions must be tempered by poor component tolerances. The low cost
 
system demonstrated a 130 Mb/s channel over 100 meters. Immediately available
 
components should permit ranges up to 45 km.
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During the final phase of the program a substantial amount of time was
 
required for the design and construction of the high data rate signal processing
 
subsystems (ADCMS, DDACS). In a fully operational system, handling and process­
ing the data prior to modulation of the carrier and after detection in the
 
receiver will be a major task requiring careful design of high speed logic cir­
cuits.
 
Although a demonstration unit has been assembled, further work in the areas
 
of millimeter wave component development, systems itegration, and signal process­
ing system development needs to be done before ultramicrowave systems will be
 
able to meet future space communications requirements.
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II UCS SYSTEM AND DEMONSTRATION 
The UCS demonstration consisted of using the transmitter and receiver to
 
transmit spread spectrum data in a laboratory environment. Also during the
 
demonstration, system tests and performance analysis were done. A description of
 
each subsystem is given in this section, along with details of how the demonstra­
tion was implemented. Further, results of the tests and analysis are given.
 
2.1 System Description
 
The Ultramicrowave Communications System consists of the transmitter module
 
and receiver module. A description of each subsystem is given below.
 
2.1.1 Transmitter
 
The transmitter subsystem consists of: the RF front end, high gain antenna
 
modulator driver, and required power supplies. A block diagram of the system is
 
shown in Figure 4. The input is an ECL (emitter coupled logic) level serial sig­
nal that is transformed to the proper levels by the modulator driver. The trans­
formed data drives the modulator to shift the carrier phase between 0° and 180*
 
(bi-phase modulation). The carrier is a 104.725 GHz millimeter wave signal gen­
erated by a free running oscillator. The modulated signal is then transmitted
 
via the parabolic antenna. Figure 5 shows a block diagram of the active RF com­
ponents. Photographs of the transmitter are shown in Figure 6. (For more detail
 
see appendix B.)
 
2.1.2 Receiver
 
The receiver subsystem consists of: a high gain antenna, RF front end, IF
 
amplifier strip, demodulator and required power supplies. A block diagram of the
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MODULATOR
 
DRIVER
 
POWER
 
SUPPLY ANTENNA
 
SUBSYSTEMA
 
R.F.
 
SUBSYSTEM
 
FIGURE 4: BLOCK DIAGRAM OF TRANSMITTER
 
HUGHES 47136H­
1105, 105 GHZ
 
OSCILLATOR
 
BIT MODULATOR HUGHES 47996H- ALPHA/TRG
 
SERIAL I000 BI-PHASE W802-6
 
(130 Mb/s) DRIVER MODULATOR ANTENNA
 
FIGURE 5: TRANSMITTER ACTIVE COMPONENTS
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2S 
FIGURE 6: ULTRAMICROWAVE COMMUNICATIONS TRANSMITTER
 
subsystem is shown in Figure 7. This module receives the bi-phase modulated sig­
nal via the parabolic antenna. This signal is down converted to an IF frequency
 
of 273 MHz, by mixing it with an LO (local ocillator) signal in the harmonic
 
mixer. The LO signal is 
a 14.93 GHz signal generated by a Gunn oscillator. The
 
signal is amplified in the IF section for input to the demodulator. The bi-phase 
demodulator transforms the signal to a ECL digital stream. 
The output is a
 
serial digital data signal of up to 130 Mb/S. 
Tuning of the receiver is facili'
 
tated by fine and course adjustment tuning knobs that control the LO frequency.
 
A block diagram of the active RF components is shown in Figure 8. Photographs of
 
the receiver are shown in Figure 9. (For more 
detail see appendix C.)
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BI-PHASE 
DEMODULATOR ANTENNA 
POWER 
SUPPLY 
SUBSYSTEM 
IF 
AMPLIFIER 
STRIP 
RF 
SUBSYSTEM 
FIGURE 7: BLOCK DIAGRAM OF RECEIVER 
TO I.F. HUGHES 47436H ALPHA/TRG 
AMPLIFIER -1020 HARMONIC W802-6 
STRIP MIXER ANTENNA 
CENTRALMI -
WAVE CMF5ZO
 
15 GHZ LOCAL
 
OSCILLATOR
 
FIGURE 0: RECEIVER ACTIVE RF COMPONENTS
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FIGURE 9: ULTRAMICROWAVE COMMUNICATIONS RECEIVER
 
2.2 UCS Demonstration
 
This section gives a general description of the demonstration, followed by
 
the results of the performance analysis and tests.
 
2.2.1 Description of Demonstration Set Up
 
The demonstration of the UCS consisted of transmitting and monitoring two 
5 MHz color video signals in a laboratory environment.
 
The test signals were generated by two color cameras, viewing the labora­
tory, interfaced to the transmitter via the ADCMS. The ADCMS contains two A/D
 
converters, a multiplexer, a synchronization circuit, and a differential 
The A/D converters sample each test signal at a 10 megasample/second
encoder. 
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MONITOR 
VIDEO 1 A/D EMULTIPLEX 
COUNVERTIER & & fl/A 
MULTIPLEXER HITRANSMITTER0 CONVERTERRECEIVER 
VIDEO 2 SUBSYSTEM TRNS I / SUBSYSTEM 
MONITOR
 
2 _ 
FIGURE 10: UCS DEMONSTRATION SETUP
 
rate, and quantizes each channel to six bits. The output is a differentially
 
encoded 130 Mb/s ECL serial stream. (For more detail of the ADCMS see Appendix
 
D.)
 
The received signals are interfaced to two color monitors by the DDACS.
 
This module contains a clock recovery circuit, differential decoder, demulti­
plexer with synchronizing circuits, and two video D/A converters. The input is 
the recovered 130 Mb/second ECL serial data stream recovered from the demodula­
tor. This signal is split into the two six bit digital channels by the demulti­
plexer-synchronization circuitry, using the clock signal recovered from the data
 
stream. The D/A converters sample each channel to produce the analog signals.
 
The output is the two 5 MHz bandwidth video signals. (For more detail on the
 
DDACS see Appendix E.) Figure 10 shows the demonstration setup.
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2.2.2 Demonstration
 
The purpose of the demonstration was to evaluate system performance. This
 
included measurements of antenna performance, range prediction, and overall sig­
nal quality. Signal quality was evaluated by spectrum analysis of the trans­
mitted signal as well as by monitoring the transmitted video pictures, and making
 
predictions of bit error rate and signal/noise.
 
Figure 11 shows plots of the pattern of the 6 inch parabolic antenna, in
 
both the E and H planes. As can be seen the 3 dB beamwidth is 1.250 in the E
 
plane and 1.400 in the H plane. The antenna gain is 42 dB which illustrates the
 
advantage of small size and large gain available at the short wave length.
 
Range of the system was simulated by inserting a variable attenuator into
 
the output of the transmitter. It was found that an attenuation 25 dB was
 
obtained before the signals on the video monitors were no longer recognizable.
 
This results in a theoretical maximum range of 103 meters.
 
A spectrum of the UCS modulated signal is shown in Figure 12 and a expanded
 
view is shown in Figure 13. A perfectly bi-phase modulated signal should exhibit
 
a zero-amplitude carrier, so these measurements indicate that proper modulation
 
is not being obtained. An amplitude imbalance of .94 dB was measured between the
 
two phase states of the modulator, which would contribute to the non-optimum mod­
ulation. Also a phase imbalance was likely present, however this was not mea­
sured directly.
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FIGURE 12: SPECTRUM OF TRANSMITTED UCS SIGNAL
 
HORIZONTAL SCALE: 10 dB/DIV
 
REFERENCE LEVEL: -I0 dBM
 
VERTICAL SCALE: 37.6 MHZ/DIV
 
CENTER FREQUENCY: 279.4 MHZ
 
Although overall quality of the video pictures on the monitors was good,
 
some bit errors were noticed. Also loss of synchronization errors were present
 
which caused the receiver to lose lock with the transmitted data. Fine and
 
coarse tuning of the receiver was .periodically required in order to retain the
 
video pictures. From the quality of the video pictures on the monitors we esti­
mated the signal/noise of the video signal to be 20 to 30 dB.
 
The amount of bit and synchronization errors (noise) in the system could be
 
attributed to two possible factors; amplitude and phase noise. Various separa­
tion distances between the transmitter and receiver, (from approximately 1 ft. to
 
50 ft.) did not significantly alter the amount of errors. Also attenuation of
 
the signal during range simulation tests did not change the amount of errors
 
(above the threshold of the minimum detectable signal). Therefore, although some
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FIGURE 13: EXPANDED VIEW OF TRANSMITTED SPECTRUM
 
HORIZONTAL SCALE: 10 dB/DIV
 
REFERENCE LEVEL: -10 dBM
 
HORIZONTAL SCALE: 3.76 MHZ/DIV
 
CENTER FREQUENCY: 276.2 MHZ
 
amplitude noise was likely present, it was not the major contributing factor to
 
errors.
 
The main source of noise was probably due to phase instabilities in the
 
system. The Gunn oscillator used in the transmitter had a significant amount of
 
frequency drift and thus contributed to phase noise. Measurements of this fre­
quency drift were taken and are shown in Appendix B. Also the local oscillator
 
had some frequency drift, measurements of which are shown in Appendix C.
 
Detuning of the oscillator occurred with changes in the modulator phase
 
state. This of course would add considerably to the phase noise of the system.
 
This problem was corrected, for the most part, by insertion of isolators between
 
the oscillator and modulator (see Appendix B). With one isolator the frequency
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change between the two phase states was 650 KHz. With two isolators, no notic­
able change could be detected in frequency. The required addition of these iso­
lators to obtain acceptable operation indicates that the performance of the modu­
lator is less than optimum. This is also supported by measurements taken with no 
isolation, which showed a 12.5 MHz change in frequency of the oscillator for 
changes in phase state of the modulator. 
Random phase noise from other parts of the system also added to the overall
 
noise in the video pictures. Howver this was not directly measurable due to
 
equipment limitations.
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III RECOMMENDATIONS
 
The UCS demonstration shows the level of performance available from a low
 
cost approach to ultramicrowave communications. The current design was chosen to
 
evaluate individual component performance and was limited by cost constraints.
 
This section recommends immediate improvements which could be made on the system
 
using currently available hardware and design concepts.
 
The noise figure of the receiver (and S/N ratio of the system) could be
 
improved by replacing the harmonic mixer with a balanced mixer/IF preamplifier.
 
The harmonic mixer has a conversion loss, at the 7th harmonic, of 23 dB, while
 
the noise figure of a balanced mixer is 5.5 dB. Although the cost of the bal­
anced mixer is considerably larger, the improvement in receiver noise figure is
 
substantial. (The harmonic mixer was chosen mainly due to cost limitations.)
 
Several options are available which would provide a more stable millimeter
 
wave source. Bias tunable Gunn oscillators are available which can be phase
 
locked to a stable crystal source. This would decrease phase noise in the system
 
and provide easier demodulation. These oscillators are available with power out­
puts to 20 mW. Clearly this would increase the range of the system and improve
 
S/N. However, these oscillators are only available to 95 GHz. Therefore a lower
 
carrier frequency would have to be chosen for use of this approach.
 
Other approaches available to improve the performance of the system include
 
injection locking and frequency multiplying techniques. Injection locked IMPATT
 
oscillators are available to 100 GHz with a power output of 50 mW. The IMPATT
 
oscillator can be used as a power amplifier by injection locking it to a phase
 
stabilized Gunn source. The maximum locking bandwidth of the IMPATT is .5%.
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GUNN PHASE X 3 
LOCKED OSCILLATOR FREQUENCY 
AT 35 GHZ MULTIPLIER 
ISOLATOR 105 GHZ
 
CARRIER SIGNAL
 
FIGURE 14: FREOUENCY MULTIPLIER CHAIN
 
This type of technique can be used only to 100 GHz and would be very expensive to
 
implement for a demonstration unit.
 
The best choice for improving the source appears to be that of using fre­
quency multiplying techniques which can generate millimeter wave signals from low
 
frequency power sources. A 35 GHz phase locked Gunn oscillator can be used as
 
the input to a x3 frequency multiplier to generate a ultra-stable low noise 105
 
GHz carrier signal. The Gunn oscillator can be phase locked to a crystal source
 
with a power output of up to 100 mW. This would give a power output from the
 
frequency multiplier of 10 mW. This method holds the promise of increasing the
 
range while decreasing the phase noise of the demonstration unit. Although this
 
method would be moderately expensive to implement it appears to be the most feas­
ible method of generating a low noise ultra-stable source above 100 GHz. Figure
 
14 shows a block diagram of a 105 GHz multiplier chain.
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The UCS system could also be improved by choosing a larger antenna. By
 
using a 18 inch parabolic antenna instead of a 6 inch one, the gain can be
 
improved to 51 dB from 42 dB (at the expense of larger system size). This would
 
increase the range of the system considerably. (The 6 inch antenna was chosen
 
for lower cost and to demonstrate the effectiveness of using a parabolic
 
antenna.)
 
By replacing the harmonic mixer with a balanced mixer - IF preamp, replacing 
the Gunn oscillator with a stabilized frequency source, and using 18 inch para­
bolic antennas instead of the smaller 6 inch ones the range could be improved to 
a theoretical limit of 45 km. Such a unit would still be far from capable of
 
meeting the promise of space-use for an ultramicrowave communications system,
 
however. Inparticular, advances in millimeter wave component integration tech­
niques, reliability, and producibility are required.
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APPENDIX A
 
OPERATION OF THE ULTRAMICROWAVE
 
COMMUNICATIONS SYSTEM
 
This appendix covers the procedures to make the Ultramicrowave Communica­
tions System operational. This includes procedures required for maintaining com­
patibility between individual subsystems, as well as tuning and alignment proce­
dures.
 
a) Operation of the ADCMS and DDACS
 
The A/D Converter Multiplexer Subsystem (ADCMS) and Demultiplexer D/A Con­
verter system (DDACS) are designed to be compatible with the transmitter and
 
receiver of the Ultramicrowave Communications System. The output of the ADCMS is
 
compatible with the input of the transmitter and the input of the DDACS is com­
patible with the output of the receiver. The ADOMS and DDACS were also designed
 
to be compatible with each other. This is very convenient, as the two can be
 
connected together to ensure they are operating properly. Photo Al shows the
 
units in front view, and Photo A2 shows the rear view of the units. This section
 
describes the procedure required for ensuring compatability between the individ­
ual subsystems as well as describing performance tests of the ADCMS and DDACS
 
when operating in tandem.
 
The ADCMS interfaces two video signals, with frequency components up to 
5 MHz, to the input of the transmitter. These two signals are input to the ADCMS 
at the ports labeled "VIDEO 1" and "VIDEO 2". The inputs are configured to an 
input impedance of 75 9 and can accept a maximum 1 volt peak-to-peak analog sig­
nal. Input impedance and dynamic range can altered by changing resistor values 
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Photo Al Front View of ADCMS (left) and DDACS (right).
 
on the A/D converter boards (see Appendix G). Trimming potentiometers are pro­
vided on the A/D converter boards to adjust the DC offset and gain of the input
 
In use the input signal lines should
buffer amplifiers (see Appendix G). 

be 75Q, such as RG-59. The input connectors are type UHF female jacks.
 
a non-
The output of the ADCMS is a 130 Mb/second bit serial stream in 

return-to-zero (NRZ) format.
 
The output is emitter coupled logic (ECL) levels and is unterminated. In
 
use, the output signal line should be 50,Q such as RG-58 coaxial cable, and
 
should be terminated in 50Q to -2 volts, to prevent reflections. When used as
 
the input to the transmitter of the UCS, an external termination is not
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Photo A2 Rear View of ADCMS (left) and DDACS (right).
 
required. The length of any output cable should be held to 50 feet or less to
 
prevent degradation of the signal. The output connector of the ADCMS and the
 
input connector of the transmitter are type BNC female jacks.
 
The DDACS interfaces the output of the receiver with the input of two video
 
monitors. 
The input of the DDACS accepts an ECL level digital signal. It is
 
terminated with 50Q 
to -2 volts, and it is recommended that 50x coaxial cable be
 
used to supply the data. The input connector is a type BNC female jack.
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The outputs of the DDACS are 0-5 MHz video signals. Each output channel
 
has 759 impedance, and is capable of supplying 1 volt peak-to-peak unloaded, or 
.5 volt peak-to-peak to a 759 load. The output signal levels are between 0 and
 
-1 volt unloaded, or 0 and -.5 volt when driving a 75o load. It is recommended
 
that 759 coaxial cable be used to supply the output signals to video monitors.
 
The outputs are labeled "VIDEO 1" and "VIDEO 2", corresponding to the input jacks
 
of the ADCMS. In use, the video signal at "VIDEO I" of the ADCMS will be output
 
at the "VIDEO 1" terminal of DDACS, and similarly for the "VIDEO 2" terminals.
 
The output connectors are type UHF female jacks.
 
Before being used with the UCS transmitter and receiver, the ADCMS and DDACS
 
should be operated in tandem to ensure they are working properly. Special note
 
should be made of offset and gain adjustments on the A/D boards. These will
 
usually require adjustment whenever a new video source is used to compensate for
 
the dc offset and signal level variations between sources. This is most easily
 
accomplished by a setup as in Figure Al, but using the video source instead of a
 
signal generator, and adjusting the offset and gain adjustments until the output
 
is an accurate representation of the input. If the signal level from the video
 
source is too high to be compensated for by the gain adjustment, it is helpful to
 
use a variable attenuator between the output of the video source and the input of
 
the ADCMS.
 
If the ADCMS and DDACS are used with the Ultramicrowave Communication System
 
transmitter and receiver, correct synchronization may be difficult to obtain
 
unless a video source is present at each of the two inputs. The reason for this
 
lies in the way the DDACS recognizes the sync bit. The DDACS looks for a non­
changing low bit; if it finds one it is assumed to be the synchronization bit.
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Video 2Video 2 
Function 
Generator 
VideADCMS_ 
Video l 
DACS Video 
Ch B 
Dual-Channel
 
Ch A Oscilloscope
 
Figure Al. 	Setup to Test Performance of ADCMS and DDACS with
 
Triangle Wave Input
 
Since there exists a 1800 ambiguity in demodulated bi-phase data, these constant
 
highs may be output by the receiver as constant lows which could be mistaken for
 
sync bits. The DDACS is able to resolve the ambiguity and correctly synchronize
 
only if signals are present on both video channels, so that the only nonchanging
 
data bit will be the synchronization bit. It is recommended, therefore, that
 
video signals be present on both channels if used with the ACDMS and DDACS.
 
As a demonstration of the ability of the ADCMS and DDACS to transmit a sig­
nal without degradation, a triangle wave was used as a test signal. The ADCMS
 
and DDACS were connected as shown in Figure Al, and the test signal was intro­
duced into video input 1. Video input 2 was left open. The signal, after pass-
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ing through the ADCMS and DDACS to video output 1 was compared to the input sig­
nal on an oscilloscope. Figure A2a compares the input and output signals for a
 
100 kHz traingle wave. Figure A2b makes the comparison for a 1 MHz triangle
 
wave. Similarly, Figures A2c and A2d show the response of video channel 2 to 100
 
kHz and 1 MHz triangle waves, respectively. The photos show the dc offset on the
 
input signal (this is adjustable), and the fixed dc offset on the output
 
signal. For the 100 kHz signals, the output signal is a very good representation
 
of the input. A small amount of rounding is evident at the corners of the 1 MHz
 
signal. This is due to the finite bandwidth of the A/D and D/A converters, and
 
to the 5 MHz low pass filters on the outputs of the DDACS. The output signal is
 
still quite a good representation of the input signal, however.
 
The ultimate test of the ADCMS and DDACS is their ability to operate on
 
actual video (i.e., television) signals. Video signals supplied by a video
 
camera were fed to a video monitor and to the video input 1 of the ADCMS. Video
 
input 2 was left open. The output of the ADCMS was connected to the DDACS, and
 
the resulting Video 1 output fed to a second video monitor for comparison with
 
the input signal. Figure A3 shows the setup. Figure A4 is a photo of two video
 
monitors. The monitor on the left shows the video picture input to the system,
 
while the monitor on the right shows the picture after passing through video
 
channel 1 of the ADCMS and DDACS. The pictures are nearly identical, indicating
 
that very little degradation in signal quality has occurred. Similarly,
 
Figure A5 shows the results of the video picture passing through video
 
channel 2. Once again the pictures are nearly indistinguishable, indicating that
 
the video quality is quite high.
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a) 	100 kHz Triangle Wave, Video Channel 1 b) 1 MHz Triangle Wave, Video Channel 1
 
10 psec/Horizontal Division 1 psec/Horizontal Division
 
LE2 EL<- 7,1 
a) 	100 kHz Triangle Wave, Video Channel 2 di) 1 P1Hz Triangle Wave, Video Channel 2
 
10 psec/Horizental Division 1 i sec/Horizontal Division
 
Figure A2. Results of Performance Test of ADCMS and DDACS
 
(Upper Trace: input to ADCMS)
 
(Lower Trace: output of DDACS)
 
(All Photos 1 Volt/Vertical Division)
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. Video VVideo
Monitorj Monitor
 
Camera 
VideVideo 
ADCMS 
Video 2 
DDACS 
1 
2 
Figure A3. Setup to Test Performance of ADCMS and DDACS with 
Video (Television) Signal Input 
Figure A4. 	 Comparison of Video Picture Quality for Video Channel 1.
 
left: input video picture
 
right: output video picture
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Figure A5. 	 Comparison of Video Picture Quality for Video Channel 2.
 
left: input video picture
 
right: output video picture
 
Whenever the ADCMS and DDACS are connected directly together, as in Figures
 
Al and A3, it is sufficient to use only one of the two video channels; the other
 
can
can be left open. If correct synchronization is not obtained immediately, it 

usually be obtained quite easily by turning the DDACS off and then back on again.
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b) Operation of the Transmitter and Receiver
 
The UCS is designed to transmit and receive a 130 Mb/sec bit serial informa­
tion stream at a carrier frequency of 105 GHz. The UCS is completely compatible
 
with the ADCMS and DDACS subsystems. However, to ensure proper operation, the
 
UCS may be operated as a stand-alone system (i.e. with no information being
 
transmitted). This section describes procedures for properly aligning and tuning
 
the UCS, as well as Interfacing and connection requirements.
 
The transmitter of the UCS can accept a serial digital input signal with
 
frequency components to 130 MHz. The input is configured for 50 input impedance
 
and a 1 volt peak to peak ECL level signal (-I to -2 volts). The input is ter­
minated with 50P to -2 volts, so external terminations are not required. In use
 
the input signal line should be 50 coaxial cable such as RG-58. The input con­
nector is a type BNC female jack.
 
The output of the UCS receiver is the transmitted digital data stream. The
 
output channel is capable of supplying this signal at a 130 Mb/sec rate, at ECL
 
levels. The output port is configured for 50p output impedance and is untermin­
ated. When used with the DDACS, the output signal line may be connected directly
 
to the input of the DDACS with no external terminations. In use it is recom­
mended that the output signal line should be 50 coaxial cable such as RG-58.
 
The other three ports of the receiver (IFoutput, demodulator input, error signal
 
output) are also nominally configured for 50o output impedance. The IF output
 
and demodulator input ports are provided for diagnostic purposes. In use the IF
 
output may be connected directly to the demodulator input via a short piece of
 
RG-58 cable. The error signal output port is purely for diagnostic purposes.
 
The connectors are all type BNC female jacks.
 
Al0 
MCOONNELL DOUGLAS ASTROnaUTrCs C0PA NY-ST. LOUIS DIVISION 
ULTRAMICROWAVE COMMUNICATIONS SYSTEM - PHASE III FINAL REPORT 
REPORT MDC E2461 23 OCTOBER 1981 
200 MHZ
 
OSCILLOSCOPE
 
UICS UCS ERROR SIGNAL- I 
TRANSMITTER RECEIVER P RECEIVER OUTPUT DEMODULATOR INPUT 
I.F. OUTPUT 
10 dB _ 
COUPLER 
I-I10 dB 
500 MHZ 
SPECTRUM
 
ANALYZER
 
FIGUREA6; SETUP TO TUNE AND ALIGN THE UCS SYSTEM 
The best method of initially tuning the receiver to the transmitter appears
 
to consist of tuning the receiver directly to the carrier signal. This can be
 
accomplished by using the UCS with no input signal.
 
Figure AG shows a setup for tuning. The spectrum analyzer should have a
 
frequency range of up to 500 MHz. The oscilloscope should be able to resolve
 
frequencies up to 200 MHz, and can best be used on the .1 volt setting with
 
a 50 feed through to the input. A range of about 30 feet is satisfactory for
 
initial tuning.
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Both the transmitter and receiver should be allowed to warm up for approxi­
mately 20 minutes before using, to allow the oscillators to stabilize. The IF
 
output of the receiver should be a single spike around 273 MHz. If the signal
 
cannot be detected it can usually be obtained by turning the transmitter off,
 
then back on again. The coarse adjustment on the receiver can be used to center
 
the IF output at 273 MHz.- The fine tune knob can then be adjusted until the
 
error signal is a constant voltage (see Appendix C for more detail). This indi­
cates that the demodulator is locked to the IF frequency. The antennas should be
 
aligned to obtain a maximum signal level on the spectrum analyzer.
 
Once the UCS has been tuned and aligned, the spectrum analyzer and oscillo­
scope may be removed. The fine and coarse tune knobs will need periodic adjust­
ments due to the drift of the millimeter wave oscillator.
 
When used with the ADCMS and DDACS subsystems, special attention should be
 
paid to the adjustments on the video sources used. Aperture, focus, beam
 
strength, and output attenuation are critical camera settings for transmitting a
 
quality video signal.
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APPENDIX B
 
DETAILED DESCRIPTION OF TRANSMITTER SYSTEM
 
A block diagram of the transmitter was shown in Figure 4. It showed that
 
the transmitter is composed of four major functional blocks, the parabolic
 
antenna, RF subsystem, modulator driver, and power supply subsystem. This sec­
tion describes each of these functional blocks in more detail, including sche­
matics and layout drawings as well as discrete performance analysis.
 
a) Antenna
 
The antenna chosen was a Alpha/TRG model number 802-6, 6 inch parabolic
 
antenna. This antenna has a machined aluminum casting reflector for optimum per­
formance at upper frequencies. These reflectors have typical surface tolerances
 
of .001 inches RMS. The reflector feed consists of a section of standard W-band
 
wave guide, which has been end flared for optimum reflector illumination. Input
 
signals are connected to the feed at a standard rectangular wave guide flange.
 
Appendix F shows a layout of the antenna feed system.
 
The antenna was designed for a center frequency of 104.725 GHz. Bandwidths
 
were given as nominally +5%. This is a large enough bandwidth to compensate for
 
drift in the millimeter wave oscillator. Gain was found from G = N (11D) 22 where
 
N = .55, D is the antenna diameter and x is the center frequency wavelength. For
 
our case this gives a gain of 42 dB. Half power beamwidth is found
 
from 0 1/2 = 70 X. The e 1/2 for a 6 inch antenna is found to be 1.36', which
 
agrees with the Wxperimental results as found on the antenna pattern charts.
 
Side lobes are nominally -22 dB. The antenna beam is vertically polarized by the
 
wave guide feed.
 
b) RF Subsystem
 
The RF subsystem of the transmitter accepts the digital information from the
 
modulator driver and produces the high frequency bi-phase modulated signal. The
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FIGURE B1; TRANSMITTER SYSTEM
 
RF design includes nonactive components in order to 
improve the performance cap­
ability of the system. A detailed diagram of the RF subsystem, along with its
 
relation to the modulator driver and antenna, is shown in Figure B1.
 
The millimeter wave source chosen is 
a Central Microwave, model number 1207,
 
mechanically tunable Gunn oscillator. 
The center frequency is 104.725 GHz and is
 
tunable over a range of +100 MHz. 
Tuning is achieved by adjusting the screw
 
located on top of the oscillator. Power supply requirements at 104.725 GHz were
 
found to be +4 Vdc at .25A. 
Power output of the source is 5 mW. 
This gives an
 
oscillator efficiency of .001%. Output frequency can also be adjusted by varying
 
the input voltage over the allowable limits. Appendix F gives a manufacturers
 
data sheet of specifications.
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FIGURE B2; FREQUENCY MEASUREMENT SETUP
 
Since the oscillator is used in a free running mode, it was necessary to
 
make measurements of its frequency stability so that the receiver could be
 
designed accordingly. Frequency variations were measured by a setup as shown in
 
Figure B2. Using this method, plots of frequency deviation versus time were
 
made, from which an average drift rate and peak-to-peak frequency deviations were
 
found.
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Initial measurements showed severe frequency instabilities in the millimeter
 
wave oscillator. These frequency changes can be attributed to several operating
 
conditions. First, variations in the applied dc potential will certainly alter
 
the frequency. The tuned resonant frequency of the cavity can be altered by
 
thermal expansion of various parts, changes in air pressure, and by mechanical
 
vibrations. Also, variations in load impedance, resulting in both resistive and
 
reactive components, cause changes in frequency. Finally, changes in ambient
 
temperature critically affect the frequency of oscillation.
 
To compensate for changes in the applied potential, the output of the power
 
supply was low pass filtered to reduce transients and give a stable dc voltage.
 
Mechanical vibrations were reduced, as well as stabilizing the ambient tempera­
ture, by securely mounting the oscillator on a heat sink. Changes in load impe­
dance were compensated for by isolating the oscillator from the load.
 
Using these improvements, measurements were made of frequency deviation ver­
sus time for both long and short term intervals. Figure B3 shows frequency mea­
strements taken over a period of 1.02 secs. This graph shows a sinusoidal drift
 
of the oscillator about an average frequency of 104.602 GHz. This drift is
 
cyclic at a rate of approximately 10 Hz/sec with a peak to peak frequency varia­
tion of 60 kHz. Frequency changes over such a short time period can be consid­
ered as localized drift about a fluctuating average frequency. This small local­
ized drift is not as critical to the design of the receiver as is the long term
 
drift. (The receiver has to be able to track large changes in frequency in order
 
to remain in lock with the transmitter.)
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FIGURE B3; SHORT TERM MEASUREMENT OF FREQUENCY DRIFT. 
.0204 SECONDS/MEASUREMENT
 
1 KHZ RESOLUTION
 
AVERAGE FREQUENCY = 104.602 GHZ
 
B5
 
M.COONNCLL DOUCLAlS ASTflOAUTICS COMlPAflPdV St. LOUJIS OIVISIOPJ 
-- ------------ ---------- ---------------------------- 
---------------------
-------- -------------------- -------------- ----------
ULTRAMICROWAVE COMMUNICATIONS SYSTEM - PHASE III FINAL REPORT 
REPORT MDC E2461 23 OCTOBER 1981 
----- -- -- --- ----------... 
+1- -- ---- ------- --- ................
-. ..---­. . . . . . . . .--IH. . . . . . . . . . . . . . ......................  

AVERA GE-- -------- -------- - ----- .... ..- ---I I
 
FREQUENCY . .... .. .t-- -- -.-- - --.--- - --.---.--.-- - -- - ----.---. .... .. -- - -- - - - -- -­
-1M~z------------------------------------------------------------- --------- ---------.-
O MINUTES 17.5 
FIGURE B4; LONG TERM MEASUREMENT OF FREQUENCY DRIFT 
.105 SECS/MEASURENENT
 
1 KHZ RESOLUTION
 
AVERAGE FREQUENCY = 104.610 GHZ 
IASCDNNEL DOGLASASTRNAUICS O~rA V ST OUIS0* 
Figure B4 shows measurements taken over a period of 17.5 minutes. This
 
chart again shows a sinusoidal drift of the oscillator about a mean frequency.
 
The average is 104.610 MHz. Minimum long term drift rates of approximately 1
 
14Hz/minute were observed. This large, long term drift is the frequency change
 
that the receiver needs to be able to track in order to remain in lock with the
 
transmitter. 
 B
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Although this oscillator shows severe instability characteristics, it still
 
has better performance capabilities than the originally chosen IMPATT oscilla­
tor. Even though the IMPATT showed the promise of higher power output, (approx­
imately 50 mW), the stability characteristics were much worse than those of the
 
Gunn, and the life-time was extremely short.
 
The output of the oscillator is fed into two circulators, which act as iso­
lators from a possible load mismatch with the bi-phase modulator. The circula­
tors are Alpha/TRG series 164 E-plane 3-port devices. Circulation between ports
 
is in the order of 1-2, 2-3, and 3-1. Isolation in the opposite direction is
 
nominally 20 dB. These circulators are used as isolators by inputing RF energy
 
into port 1 and taking the output on port 2. Reflections from the load appear at
 
port 3 which is terminated with a wave guide load. Thus, reflected power is
 
absorbed by this load and does not appear at port 1. Connecting two of these
 
devices in series provides sufficient isolation of the oscillator from the load.
 
This RF signal is input to the modulator for modulation by the digital
 
data. This is a Hughes 47996H-1000 PIN bi-phase modulator. It is a circulator
 
coupled, path-length modulator that provides a 00 or 1800 phase shift to the RF
 
signal, depending on the state of the PIN diode. The method of operation
 
involves using the variable capacitance of the PIN diode. The diode cavity is
 
adjusted at a mean biasing point so that parallel resonance is achieved. The
 
diode is then switched between on and off states by the digital information from
 
the modulator driver. This alters the effective path length of the signal
 
through the 2nd arm of the circulator by half a wave length, thus producing a
 
phase shift about the resonant frequency. The bi-phase modulated signal is then
 
output from the third port of the circulator. Appendix F contains a manufactur­
ers data sheet of the hi-phase modulator.
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Before the signal is transmitted from the parabolic antenna, a tuner is used 
for impedance matching between the modulator and the antenna. This is a Hughes
 
45686H-1000 E-H plane tuner. It consists of a hybrid tee, in which micrometer
 
tuned adjustable shorts are placed in the series and shunt arms. The effect of
 
these shorts is to produce shunting reactances in both the E and H planes thus
 
altering the phase and amplitude of the reflection coefficient. The tuning stubs
 
were adjusted until a maximum signal level was detected from the output of the
 
antenna. (This implies that the reflection coefficient from the antenna was at a
 
minimum amplitude and proper phase.)
 
c) Modulator Driver
 
The modulator driver circuit is designed to provide the proper "on" current
 
(10 mA) and "off" voltage (10 volts) to the PIN diode load of the bi-phase modu­
lator. It is capable of switching between states at a rate of 130 MHz. The cir­
cuit accepts the digital information from the ADCMS, and then switches the diode
 
of the modulator either "on" or "off" according to the state of the informa­
tion. The diode is on for a binary 0 and off for a binary 1. Figure B5 shows a
 
schematic of the modulator driver circuit. Appendix G contains a parts list for
 
the circuit.
 
The ECL serial output from the multiplexer is input to the modulator driver
 
through a 100101 Or/Nor gate. The Or output drives the base of transistor B of
 
the differential amplifier, and the Nor output drives the base of transistor A.
 
In operation there are two different cases to be considered.
 
The first case is when the input is a logic zero. The Or output of the
 
100101 is -2 volts and the Nor output is -1 volts. This has the effect of turn­
ing on transistor A and turning off transistor B. Hence the emitter current of B
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FIGURE [35; MODULATOR DRIVER CIRCUIT
 
is zero, which implies that the collector voltage of B is also equal to zero.
 
This in turn causes the input voltage on the base of transistor C to be zero.
 
When this happens no output current appears at node A from the collector of C.
 
Transistor D is biased in such a manner as to act as a constant current source
 
tnat draws 28.7 mA from node A. For the case being considered, this 28.7 mA is
 
drawn from the three 5082-2800 diodes in series and from the load. It is found
 
that the diodes input 20.9 mA to node A, which causes the load to input 7.8 mA.
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This is the "on" current of the bi-phase modulator, which is seen to be well
 
under the maximum rating of 10 mA.
 
The second case to be considered is when the input to the modulator driver
 
is a logic one. When this occurs the Or output of the 100101 is -1 volts, and
 
the Nor output is -2 volts. These signals turn off transistor A and turn on
 
transistor B. This causes the collector current of B to be 22 mA, and thus pro­
duces a 13 volt input level to the base of transistor C. With C biased in this
 
manner the collector current is found to be 75 mA. Only 28.7 mA of this collec­
tor current can appear at node A, due to the constant current action of transis­
tor D. Therefore the single 5082-2800 diode draws the remaining 46.3 mA of the
 
collector current through the 1OOQ voltage divider network. This action produces
 
a 10 volt potential at node A. Thus it is seen that no current is drawn from
 
either the load or the three 5082-2800 diodes. Therefore the pin diode load is
 
in its "off" state, at a voltage level of 10 volts. This voltage level matches
 
the manufacturers specification for the modulator.
 
d) Power Supply
 
The power supply circuit for the transmitter is shown schematically in
 
Figure B6. The power requirement for the Gunn oscillator is +4 volts at
 
1.25 A. The power requirement for the modulator driver circuit is +15 volts at
 
.15 A and -5 volts at .123A. Commercial supplies were used for all three
 
required voltages. The +4 volts supplied to the oscillator was stabalized by the
 
single pole low pass filter shown in Figure B6. Figure B7 shows the terminal
 
block voltages for the transmitter power distribution.
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APPENDIX C
 
DETAILED DESCRIPTION OF RECEIVER SYSTEM
 
A block diagram of the receiver was shown in Figure 7. It showed that the
 
receiver consists of the antenna, RF front end, IF amplifier strip, demodulator,
 
and power supply. The receiver mixes the input signal down to an IF frequency,
 
amplifies it and demodulates it to give the original ECL bit serial stream out.
 
This section describes each of the functional blocks in more detail, as well as
 
individual component performance analysis.
 
a) Antenna
 
The antenna used in the receiver is the same type as that used in the trans­
mitter. See appendix B for the details and specifications of this antenna.
 
b) RF Front End
 
The RF subsystem of the receiver mixes the incoming signal down to an IF
 
frequency for demodulation. It consists of a 15 GHz local oscillator, two 18 dB
 
isolators, and a harmonic mixer. Figure C1 shows a layout of these components
 
and their relation to the other subsystems of the receiver.
 
The local oscillator is a Central Microwave, model number CMF520, 15 GHz
 
Gunn diode source. This source requires an input of +8 volts at approximately
 
800 mA. The output power is 100 mW. This gives an efficiency of 1.6%. It has a
 
frequency range of 12-18 GHz, and is mechanically tunable over +100 MHz. The
 
local oscillator is used in a free running, unstabilized mode. When the LO sig­
nal is mixed with the received signal, any frequency changes in the LO will be
 
additive to carrier frequency changes from the transmitter. Therefore the sta-
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FIGURE Cl; RECEIVER SYSTEM SHOWING RF COMPONENTS
 
bility of the local oscillator is as critical to the successful operation of the
 
demodulator as is that of the millimeter wave source.
 
In order to determine the stability of the local oscillator, frequency mea­
surements were made similar to those described in Appendix B. Before measure­
ments were made, the oscillator was securely mounted on a large heat sink plate
 
to help compensate for thermal and mechanical instability factors.
 
Figure C2 shows frequency measurements taken over a period of 100 secs.
 
This graph shows a tendency for the frequency instability to be of a sinusoidal
 
nature. The frequency changes at a rate of about 333 Hz/sec, about an average
 
frequency of 15.0005 GHz. The peak to peak frequency deviation is 22 kHz. This
 
drift can be seen as a frequency modulation of the input signal, thus producing
 
unwanted phase noise in the system.
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Figures C3 and C4 also show measurements taken over a period of 100 
seconds. These were taken immediately after the measurements in Figure C2. As 
can be seen the average frequencies of these two runs are very close, to that of 
C2. Therefore the frequency is fairly stable, with only localized deviations. 
Sudden discontinuities shown in the measurements are due to mechanical vibra­
tions. 
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In comparison, the drift of the local oscillator is much less than that of
 
the millimeter wave source, and is essentially negligable.
 
The output of the local oscillator is input to two Western Microwave 18 dB
 
isolators operating in series. This gives a total isolation of 36 dB. These
 
isolators absorb reflections (which could cause frequency changes) from the mixer
 
C4
 
MCDONNELL DOUGLAS ASTRONAUTICS COAPANV-ST. LOUIS DIVISION 
-------- ---------- ---  --------- ---------- 
------------- ---------------------------- ---------------- ------
------- --- ---  -------- ---------------------------- -------------------
ULTRAMICROWAVE COMMUNICATIONS SYSTEM - PHASE III FINAL REPORT 
REPORT MOC E2461 23 OCTOBER 1981 
+20 K H Z ------- ----I ... ....-----....... ...... . ... ....... ..........---­
- --------
-------------------- -------------------- -------
.... 
--- --- I I- - ---------- --------- ­
+201(1%----------------------- ----- -
AVERAGE	 * N 
FREQUENCY .......... .............. .......... ........... .................... - ­
.........
----	 -------- -.......------------------
-- -- 0 .....................................
 
---------- --------------------------------------------- *.-----­
0 SECONDS 	 100
 
FIGURE C4 	 MEASUREMENT OF FREQUENCY DRIFT
 
1 SECOND/MEASUREMENT
 
100 HZ RESOLUTION
 
AVERAGE FREQUENCY = 15.000 GHZ 
REONE 	 OAL ASROAL TC CO ,AV OI II I 
back into the oscillator. These reflections are due to impedance mismatch
 
between the source and load of the mixer.
 
are both input to the Hughes model
The local oscillator and received signal 

number 474364-1O01 harmonic mixer. Down conversion is accomplished by mixing the
 
seventh harmonic of the LO signal with the carrier frequency of the received sig­
nal. This gives theoretical IFfrequency of: 7 (15 GHz) - 104.725 GHz = 275 
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MHz, which is the difference frequency of the mixing product. The conversion
 
loss at the seventh harmonic is very poor, being about 21 dB. This contributes
 
to the limited range of the UCS system. A manufacturer's data sheet is given in
 
Appendix F.
 
c) IF Amplifier Strip
 
The IF amplifier chain was designed to provide the required input level to
 
the demodulator and to improve the receiver sensitivity. This was best accomp­
lished by requiring a constant input level of +16 dBm to the demodulator.
 
A constant input level is maintained by using a automatic gain control (AGC)
 
amplifier. The AGC amplifier chosen is a Watkins Johnson model number 6210­
320. It gives a constant power output of +7.5 dBm for an input range of -50 dBm
 
to +5 dBm. It has a noise figure of 6.5 dB. Appendix F contains a manufactures
 
data sheet of the AGC amp.
 
An additional 8.5 dB of gain was needed to meet the demodulator require­
ments. This was accomplished by inserting an amplifier stage after the output of
 
the AGC amp. This is at point C as shown in Figure C5. The stage consists of a
 
WJ-A59 IF amplifier with a 3 dB attenuator pad on the input. The WJ-A59 has a
 
gain of 11.5 dB with a noise figure of 5.5 dB. For a +16 dBm output, the drive
 
power requirement is: Pd = 16-11.5 = 4.5 dBm. The 3 dB attenuator provides the
 
proper interfacing between the AGC output and IF amp input requirement.
 
The theoretical minimum detectable signal at the input of the AGC amp (point
 
B in Figure C5) is given by: S = K To BF (S/N) where K is Boltzmans constant, To
 
is the ambient temperature, B = bandwidth, F = noise factor, and (S/N) =
 
signal/noise ratio. For design purposes we choose F = 2, B = 130 X 106 Hz, and
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FIGURE C5; I.F. AMPLIFIER STRIP
 
S/N = 10. This gives S = -79 dBm. Clearly this value is too low for the AGC amp 
to give a constant level output and therefore our receiver sensitivity will not 
be improved. This result implies that an IF preamp stage is needed. 
The IF preamp stage is shown in figure C5 at point A. It consists of a
 
WJ 6200-353 cascaded amplifier, followed by a 15 dB attenuator. This amplifier
 
has a gain of 42 dB and a noise figure of 3 dB. The 15 dB attenuator is used for
 
proper interfacing.
 
With this stage 	added to the chain the theoretical noise figure is 3 dB
 
(from F = F + (F	2-1) + (F3-1)), and the input level to the AGC is -50 dBm.
 
G1 GG 2
 
A complete schematic of the IF amplifier chain is shown in Drawing 4 of
 
Appendix I.
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d) Bi-phase Demodulator
 
Figure C6 shows the bi-phase demodulator which uses a squaring loop for car­
rier recovery. The signal is input to a power divider (U3) from the IF amplifier
 
chain. Here the signal is split equally between the synchronous detector and the
 
squaring loop. In the squaring loop the frequency doubler, (U5), strips off the
 
modulation leaving a double frequency carrier.
 
In order to recover the carrier, a phase locked loop locks a voltage con­
trolled oscillator (VCO) signal to the double frequency carrier. This is accomp­
lished by inputting the VCO signal to a power divider (UI). Here the signal is
 
equally split between the synchronous detector and the squaring loop. In the
 
squaring loop the frequency is doubled by the frequency multiplier (U4) and then
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BOARD LAYOUT 
amplified. This signal is then compared to the-input carrier in the frequency
 
multiplier (U7) of the PLL. The output is passed through the remainder of the
 
PLL, and used as the tuning voltage for the VCO. (This is also the error signal
 
used in the tuning of the receiver, as described in Appendix A.) The output of
 
the VCO is then equal to the carrier frequency and phase shifted by 90 degrees
 
from the carrier signal. Thus it is passed through a phase shifter in the squar­
ing loop so it can be used as the reference signal in the synchronous detector.
 
Figure C7 shows the physical board layout for the squaring loop and synchronous
 
detector.
 
In the synchronous detector the reference carrier and the received signal
 
are mixed together in the mixer (U2). The output is lowpass filtered and trans­
lated to ECL levels to give the demodulated signal.
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FIGURE C8; ECL TRANSLATOR CIRCUIT
 
The lowpass filter used in the synchronous detector is a three pole Butter­
worth filter. It was found to have a cut off frequency of 65 MHz. This is suf­
ficient to provide the demodulated output to the ECL translator section. A
 
schematic of this filter is shown in Drawing 4 of Appendix I.
 
The ECL translator circuit converts the demodulated bit serial stream to ECL
 
logic levels that can be used by the D/A demultiplexer subsystem. A schematic of
 
translator circuit is shown in Figure C8 and in Drawing 4 of Appendix I. The
 
basis of operation is the exclusive Or gate (U6) with its input and output con-
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nected together. The only voltage that satisfies both the input and output is
 
the interal reference voltage, -1.3 volts. The input signal is then pulled down
 
to be centered at the reference voltage. The two other gates square the signal
 
and it is output at ECL levels.
 
A demodulator which uses carrier recovery has a theoretical 3 dB better
 
noise performance than other demodulation systems. In order to take advantage of
 
this, it was necessary to ensure that the components were operating with minimum
 
noise. This resulted in an input power requirement to the demodulator of
 
+16 dBm. This is a main specification used for the design of the IF amplifier
 
strip.
 
Since the received signal bits can have a phase of either 0 or 180 degrees
 
relative to the carrier, the demodulated output is either the desired signal or
 
the negative of the desired signal. This ambiquity is resolved by transmission
 
of a reference signal used by the data invert circuit in the DDACS.
 
The phase locked loop used in the carrier recovery process was designed to
 
track the drift in the millimeter wave oscillator. In order to design the PLL we
 
need to determine the transfer characteristics required for each of the compon­
ents.
 
According to linear control theory we can model the phase locked loop as
 
that shown in figure C9. By measuring the transfer function of the chosen VCO
 
and phase detector we can determine the design of the other components. We will
 
also be able to determine the natural frequency, lock in frequency and loop gain.
 
The transfer function of the Phase detector is:
 
ed = Kd sin (e1-e) Kd (e- 2 ) for (e1- 2) < .74 radians
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FIGURE C9; BASIC PHASE LOCKED LOOP
 
The loop filter chosen is a first order LPF. Its' transfer function is given by:
 
led Kd(o1-e2)
 
ef - 2+SS 0 - 2+SS0 where So = RC
 
This constitutes a filter like that shown in figure C1O. 
The transfer function of the loop amplifier is given by: 
AKd(aI-o2 ) 
e = Ae AK d (o 1_0_2
 
a f 2+SS0
 
The VCO transfer function is:
 
do2 K0 e AKdKo(o1-0)
 
-= K0 e 02aSS d- 1 0 2
 
dt 0 a S S (2+SS ) 2
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Combining these relations we obtain a transfer function which relates phase
 
error to input signal:
 
(E)-02 ) S(2+SS
o )
 
1) 0 I S(2+SSo )+AKK d
 
Further, the 	transfer function relating VCO phase to signal phase is:
 
02 AKoK d
 
1 S(2+SS0 )+AKoKd
 
From this we 	can find the magnitude of the response in the frequency domain
 
as:
 
2) 2(W1
 
1() 	 (1+(W/C)2t 2 (4-2Y) + (w/C)40t4Y 2 
) 1 / 2
 
C
 
where ot = 	 KKd approximate phase error for step change in frequency of C/2u

Od
 
and Y = AKOKdSO.
 
Using relations 1 and 2 we can determine steady state angle error, peak
 
phase over shoot, frequency response, and cutoff frequency, all as functions of
 
the parameters A, KO, Kd, and So .
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These relations were found to have several implications for our demodulator
 
system. From equation 1 it was found that the recovered carrier will be out of
 
phase from the actual carrier by C/AKoKd radians. (For a frequency drift
 
can be tailored for acceptable error performance and
of C/2t Hz.) The loop gain 

a peak overshoot of <.5. Figure C11 shows a graph of equation 2 which is low
 
pass in nature. The implication is that the PLL will track slowly varying fre­
while rapidly varying changes will be attenuated.
quency changes in the signal, 

The cut off frequency was found to be AKOKd/SO -
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Measurements of frequency drift found slow frequency deviation of ±1 MHz as
 
shown in figures B3 and B4. Using this information the VCO we chose is a Texscan
 
VT0200 oscillator. This gives a fast tunable voltage over 200-400 MHz. The out­
,put 	is isolated stabilized by using an attenuator followed by an amplifier on the
 
output. The mixer chosen is a mini circuits SRA-1. A plot of frequency versus
 
tuning voltage was made for the VCO and thus K0 was found.
 
KO is given by:
 
Af
K0 	 AV-

Also by measuring the input phase difference versus output voltage of the
 
phase detector we can determine Kd.
 
Kd is given by:
 
AV
Kd =L-7
 
The following parameters were chosen.
 
loop bandwidth = 6.5 MHz
 
This 	will give the recovered carrier 10 dB better S/N ratio than the data
 
will 	have, to ensure quality demodulation.
 
carrier frequency = 273 MHz
 
f offset = ± I MHz
 
Transient error angle (overshoot) = 30%
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Solving the derived relations for a So and, t we obtained:
 
A = 10
 
et7c/18 
So = .015 psec 
For an R = 50Q we found C = 300 pF 
From these parameters the circuit shown in Drawing 4 Appendix H was rea­
lized. The extra components are for added frequency tracking, and biasing for
 
the tuning meter.
 
The following parameters were measured using the demodulator circuit.
 
f center = 273.38 MHz
 
capture range 272.67 - 277.01 MHz
 
Locking range 270.50 - 278.8 MHz
 
It was found that the demodulator could track frequency drift over an
 
extended period. However coarse tuning was still periodically needed.
 
e) Power Supply
 
The power supply circuit for the receiver is shown schematically in figure
 
C12. The power requirement for the local oscillator is +8 volts at 800 mA. The
 
IF amplifier chain requires +15 volts at 432 mA and -15 volts at 15 mA. The
 
voltage controlled oscillator for the bi-phase demodulator requires -30 volts at
 
300 mA. The remainder of the demodulator circuit has power requirements of +15
 
volts at 200 mA, -15 volts at 40 mA, and -5 volts at 150 mA. Commercial supplies
 
were used for the +15, -30, and -15 volt requirements. Additional regulator cir­
cuits were used to supply the +8 and -5 volts from the commercial supplies.
 
Figure C13 shows the connections to the receivers voltage regulator board.
 
Figure C14 shows the terminal block voltages for the receiver power distribution.
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APPENDIX D
 
DETAILED DESCRIPTION OF A/D CONVERTER AND MULTIPLEXER SUBSYSTEM
 
A block diagram of the ADCMS is shown in Figure DI. It shows the ADCMS com­
posed of four major functional blocks; two A/D converters, a multiplexer and a
 
power supply. This section describes each of these functional blocks in more
 
detail, including operational details, schematics, and layout drawings.
 
a) A/D Converters
 
The A/D converters that were used are the TRW TDC1007PCB, which are capable
 
of digitizing to 8 bits at up to 30 megasamples per second. The TDC1007PCB is a
 
circuit board which is based on the TRW TDC1007J, a monolithic, LSI A/D conver­
ter. The circuit board also contains an input buffer amplifier, offset and gain
 
adjustments, and voltage regulators. Appendix G contains the manufacturer's data
 
sheets on the TDC1007PCB and TDC1007J converters.
 
One modification was made to the TDC1007PCB to allow a wider range of input
 
offset adjustment. Resistor R4 (see pages A9 and AID of Appendix G), of
 
value 4.2Kg was replaced with a 20509, 1%, 0.1 Watt resistor.
 
In the ADCMS, the A/D converters sample at a 10 megasample per second rate,
 
which is controlled by a CONVERT signal which originates on the multiplexer
 
board. Only the six most significant bits (D1 - D6) are used by the multiplexer;
 
bits D7 and D8 are ignored. Figure D2 shows the multiplexer edge card connec­
tions for the A/D converters.
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Video 1 Input A/D 
(0 - 5 MHz) Converter 
ulTDlpOexer Serial Data Outpu 
Video 2 Input 
(130 Mb/sec) 
(0 - 5 MHz) S A/DConverter. 6/ 
S TRW 
TDC1007PCB{ 
C Convert 
(10 MHz) 
Power Supply 
Figure Dl. 	Block Diagram of A/D Converter and Multiplexer Subsystem
 
(ADCMS)
 
b) Multiplexer Board
 
The multiplexer board multiplexes the A/D outputs into a serial stream, and
 
performs several buffering and timing operations essential to operation of the
 
ADCMS. All components are mounted on a single multilayer printed circuit
 
board. Drawing 1 (Appendix H) is a schematic of the board, while Figure D3 shows
 
its physical layout. The multiplexer uses emitter-coupled logic (ECL) in order
 
to obtain the digital speeds required. All ECL parts used are Fairchild 10K and
 
lOOK series.
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(Component Side)
 
L2 L i L -2I'DU 12UUL41S.1.11 
Pin Connection 
1 AGND 
2 AGND 
3 AGND 
4 AGND 
5 AGND 
6 AGND 
7 AGND 
8 AGND 
9 AGND 
10 N.C. 
11 DGND 
12 DGND 
13 DGND 
14 DGND 
15 DGND 
16 DGND 
17 DGND 
18 DGNDt 
19 DGND 
20 DGND 
21 DGND 
22 DGND 
Pin 

A 

B 

C 

D 

E 

F 

H 

a 
K 

L 

M 
N 

P 

R 

S 

T 

U 

V 

W 

X 

Y 

Z 
a ZlZ22 
Connection
 
N.C.
 
N.C.
 
N.C.
 
N.C.
 
-15V
 
N.C. (REF IN)
 
+15V
 
N.C.
 
ANALOG INPUT
 
N.C.
 
+5V
 
CONVERT
 
N.C. (D8) 
+5V (NMINV) 
Dl (MSB) 
D2
 
D3
 
D4
 
+SV (NLINV)
 
D5
 
D6 (LSB)
 
N.C. (D7)
 
Figure D2. Edge Card Connections for A/D Converters
 
D3
 
AMCDONNELL DOUGLAS ASTrOMAUTICS COMrA N- Sr LOtUS DIVISION 
ULTRAMICROWAVE COMMUNICATIONS SYSTEM - PHASE III FINAL REPORT 
REPORT MDC E2461 23 OCTOBER 1981 
E U4 -
UIO 
U7 I 
UII5 
U12 
US Ul fu 
(Viewed from Component Side)
 
Figure 03. Physical Layout of Multiplexer Board
 
The outputs of the A/D converters are TTL level signals, which are converted 
to ECL on the multiplexer board by three 10124 TTL-ECL converters, Ul-U3. Once 
converted to ECL, the data are latched by two 100151 hex flip-flops, devices U4 
and U5. These hold the data constant at the multiplexer chip input during each 
sample period, so that all twelve data lines can be multiplexed. U7 is a 100164 
16 input multiplexer, which multiplexes the 12 data lines and one synchronization 
line into a serial bit stream at Z output. The digital data from A/D converter 
#1 appears at pins 111 (MSB) through 16 (LSB) of U7, and the digital data from 
A/D converter #2 appears at pins 15 (MSB) through pins I0 (LSB). The synchro­
nization bit was chosen to be a constant logic zero at pin 112. 
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The clock for the multiplexer board is provided by a Vectron CO-233ME-B cry­
stal clock oscillator. The oscillator frequency is 130 MHz and its output is ECL
 
compatible.
 
The 100136 four bit counter (U11) provides all of the timing and synchroni­
zation signals for operation of the multiplexer and A/D converters. The counter
 
is configured to be preset to a digital "12" (i.e., Q3Q2Q1Q0 = 1100 binary) and
 
count down to a digital "0" (0000). The digital "0" causes pin 8 of U8 to go
 
low, which causes U11 to preset itself on the next clock pulse. Inputs P3P2PIP 0
 
are configured 1100, which presets the counter to digital "12" once again, and
 
the cycle repeats. Inputs P3 and P2 are held high by a diode connected to
 
ground, inputs P1 and P0 are pulled low by internal pulldown resistors.
 
The outputs of U11 are bussed to the control inputs of U7 and perform the
 
function of selecting the input line which appears at the Z output of U7. If the
 
output of the counter is a digital "12" (1100), then input 112 of the multiplexer
 
is presented at the multiplexer output. Similarly, a counter output of "11"
 
selects line I,, and etc.
 
The strobe signal for U4 and U5 is generated by NOR'ing outputs Q2 and Q3 of 
Ul1. The result is a signal which is high when the counter registers a digital 
"12" and is low otherwise. New data is strobed into the flip-flop as pin 10 of 
U8 makes the low-to-high transition. During the period that the counter output 
is "12", the new data appears at U7's inputs, at which time the synchronization 
bit (112) is being output, so that glitches in the multiplexer output do not 
occur due to changing input data.
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The CONVERT signal which clocks the A/D converters is generated by NOR'ing
 
the Q2 and Q3 output of Ull. The result is a signal which is high when the
 
11
counter output is "8", 1191, 101", or "11", and low otherwise. The resulting sig­
nal, which appears at pin 5 of U8, is a pulse signal of 10 MHz rate, and 31 nsec
 
pulse width. This signal is converted to TTL level by the 10125 ECL to TTL con­
verter (U6). The A/D conversion cycle is triggered by the leading edge of the
 
CONVERT signal. Ninety nanoseconds following the low-to-high transition of pin 5
 
of U8, the data is clocked into U4 and US. This allows ample time for the A/D
 
conversion to take place, for propagation times through ECL-TTL and TTL-ECL con­
verters, and for propagation time through interconnect wiring.
 
The serial output of U7 is differentially encoded by the circuitry which
 
follows. The purpose is to randomize the data, so that long strings of data of
 
constant value do not occur. This facilitates clock recovery in the DDACS, which
 
will be described later. The differential encoding is performed by EXCLUSIVE­
OR'ing each new output of U7 with the previous output of the EXCLUSIVE-OR gate
 
WU12). The effect is to convert strings of constant value to strings of alter­
nating zeros and ones. Flip flops (U9) (100131) are used to clock the inputs to
 
the EXCLUSIVE-OR and prevent glitches by ensuring that both inputs arrive at the
 
EXCLUSIVE-OR gate simultaneously. An additional EXCLUSIVE-OR gate serves as a
 
buffer between the board and the outside world.
 
The schematic does not show termination resistors or power supply bypass
 
capacitors. All ECL traces are 70n microstrip, and are terminated to -2 volts
 
with 689, 1/8 watt resistors, the location of which are layout dependent. Ade­
quate power supplying bypassing is included on the board to prevent the coupling
 
of signals into the power supply.
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(Component Side)
 
L~~~ 2.BAUa. ID 12 U 1-415 i6suLi12t1. Zfl 21 223q ii 
Pin Connection
Pin Connection 

1 -5V A GND 
2 -SV B -SV 
3 -2V C -5V 
4 -2V D D5-2 
5 -SV E D6-2 (LSB) 
6 -SV F D4-2 
7 GND H D3-2 
8 
9 
GND 
GND 
j 
K 
DI-2 (MSB) 
D2-2 
10 
11 
GND 
GND 
L 
M 
D6-1 
D5-1 
(LSB) 
12 GND N GND 
13 GND P GND 
14 GND R GND 
15 GND S D3-1 
16 GND T D4-1 
17 +5V U D2-1 
18 +SV V DI-I (MSB) 
19 -5V W CONVERT 
20 -5V X GND 
21 -2V Y GND 
22 -2V Z GND 
Figure D4. Edge Card Connections for Multiplexer Board
 
Figure D4 shows the multiplexer board edge card connections.
 
c) Power Supply
 
The power supply for the ADCMS is shown schematically in Figure D5. The power
 
requirement for each A/D converter is +15 volts at 50 mA, -15 volts at 500 mA and
 
+5 volts at 125 mA. The power supply requirement for the multiplexer board is +5
 
volts at 250 mA, -5 volts at 1300 mA and -2 volts at 600 mA. Commercial supplies
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+ +15SOLA 5 
81-12-215-1 5+ 
______7805_ +5V 
1 F _ TF,12V Neutral120V _ _ 
60 Hz 
SOLA + "Power On" 
81-05-230-1 Indicator 
LM37 o -2V 
O lp 27092 
+-
SOLA 

81-12-215-1 ­
0 -15V 
Figure D5. Power Supply Schematic for ADCMS
 
were used for the +15, -5 and -15 volt power, while single-chip regulators were
 
used to provide the +5 and -2 volt supplies. Figure D6 shows the voltages at the
 
power distribution terminal strip.
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(Rear)
 
001 
O 01 120v AC (line switched) 
0 0 1l2V AC (neutral) 
0 0 I20V AC (line switched) 
0 0 120V AC (neutral) 
0 0 1120V AC (line unswitched) 
0 01 +sv 
0 0 lGND 
o 0 +15
 
0 0 N.C. 
O0 OL-l6V 
10 01 -5V 
00 -2V 
10 0 'N.C. 
100 GND 
0 0 GND 
0 0 GND 
0 0, 
(Front)
 
ASCONNLLD U LASTO° ugSCMP S OI DVSO 
Figure D6. Terminal Block Voltages for ADCMS 
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APPENDIX E
 
DETAILED DESCRIPTION OF DEMULTIPLXER AND D/A CONVERTER SUBSYSTEM
 
A block diagram of the DDACS is shown in Figure El. The four major func­
tional blocks are: a) the clock recovery circuit, b) the demultiplexer and D/A
 
converters, c) the synchronization circuit, and d) the power supply. The clock
 
recovery circuit takes the input serial data stream and extracts a clock signal
 
from it. Both data and clock are passed to the demultiplexer and 0/A circuit,
 
which differentially decodes the data stream, identifies the synchronization bit,
 
and demultiplexes the data into two 6-bit parallel data streams at 10 Mb/second
 
each. These are fed to two D/A converters and low pass filters which convert
 
them to 0 - 5 MHz video signals. The automatic data invert circuit decides
 
whether the polarity of the incoming data stream is correct, and if not, auto­
matically inverts it. Power supplies provide the power for the DDACS. Each of
 
the major components is described in greater detail below.
 
a) Clock Recovery Circuit
 
The clock recovery circuit, as mentioned previously, recovers a clock signal
 
from the incoming data stream. The clock is then used for timing by later pro­
cessing circuits. The clock recovery circuit looks for transitions in the incom­
ing data. Each time a transition occurs, a pulse is created by a special logic
 
circuit. A voltage controlled oscillator is then phase-locked to this generated
 
pulse stream. Since the incoming data cannot have a transition for every data
 
period, the pulse stream will have missing pulses; in other words, there will not
 
be a pulse for every data period. Because of the differential encoding in the
 
ADCMS however, a pulse will occur for approximately 50% of the data time slots.
 
The bandwidth of the feedback signal of the phase-locked loop is narrow, so that
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Serial 
(130 
Data Input 
Mbs/sec) 
Clock 
Recovery 
Circuit 
Data 
Clock 
Demultiplexer 
and 
D/A Converters 
Video Output 1 
(0 - 5 MHz) 
Video Output 2 
(0 - 5 MHz) 
TC P I Data 
Invert
 
Automatic Data
Power 

Invert Circuit
Supply 

Figure El. 	Block Diagram of Demultiplexer and D/A Converter Subsystem
 
(DDACS)
 
the phase-locked loop will drift through those periods when pulses are missing
 
and not change significantly in frequency.
 
Drawing 2 in Appendix H shows a schematic diagram of the clock recovery cir­
cuit. The input, a 130 Mb/sec ECL signal, is buffered by an EXCLUSIVE-OR gate.
 
The output of this gate, pin 13 of U1, goes to the inputs of another EXCLUSIVE-OR
 
gate by two different paths. Pin 17 of U2 receives the signal by a direct path,
 
while pin 16 of U2 receives the signal delayed by 3.6 nsec. The delay is imple­
mented by running the signal through three EXCLUSIVE-OR gates in series. The
 
output of this EXCLUSIVE-OR gate is low whenever the data is unchanging, and a
 
3.6 nsec high pulse whenever the data changes logic levels. The width of the
 
pulse, 3.6 nsec, is approximately one-half the period of a 130 MHz clock sig­
nal. The pulse output is compared to the output of a voltage-controlled clock
 
oscillator (Vectron 275-4909, which has an ECL compatible output) by an EXCLU-

SIVE-OR gate. The gate output (pin 13 of U2) is high whenever the two inputs
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CLOCK CLOCK DATA
 
OUT OUT OUT
 
Ul U4
 
DATA IN 
U2
 
(Viewed from Component Side)
 
Figure E2. Physical Layout of Clock Recovery Circuit
 
same logic
have different logic levels, and low whenever the two signals have the 

level. The effect is similar to multiplying two bipolar signals. Both the
 
inverted and noninverted outputs are low-pass filtered to give a loop error sig­
to feed back

nal. A differential amplifier with gain of 10 amplifies the signal 

the VCO to lock 900 out of
 as the VCO tuning voltage. The feedback loop causes 

in order to drive the loop error signal to zero.
phase with the pulse signal, 

The circuit outputs are the original ECL data stream and the inverted and
 
All outputs are buffered by EXCLUSIVE-OR gates.
noninverted output of the VCO. 

Figure E2 shows component locations on the clock recovery board.
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Ug5
 
(Viewed from Component Side)
 
Figure 13. Physical Layout of Demultiplexer and D/A Converter Board
 
b) Demultiplexer and D/A Converter Board
 
This board provides the DDACS with the functions of differential decoding,
 
demultiplexing, synchronization, and D/A conversion. A schematic is shown in
 
Drawing 3, Appendix B. Figure E3 shows the Physical layout of the board, and
 
Figure E4 shows edge card connections.
 
The differential decoding reverses the differential encoding that is per­
formed in the ADCMS, recovering the original (unencoded) data. The decoding is
 
received.
done by EXCLUSIVE-ORing a received bit with the previous bit that was 

The ouptut of the EXCLUSIVE-OR (pin 11 of U3) is the decoded data. Flip-flops
 
are used to sequence the data into the EXCLUSIVE-OR inputs so that glitches do
 
not occur due to timing offsets. E4
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Pin 

1 

2 

3 

4 

5 

6 

7 

8 

9 

10 

11 
12 

13 

14 

15 

16 

17 

18 

(Component Side)
 
Connection 

GND 

GND 

GND 

GND 

GND 

GND 

GND 

+5V 

Data Invert Input 

PO Output 

TC Output 

+5V 

GND 

GND 

GND 

GND 

Video 1 Output 

Video 2 Output 

Pin 

A 

B 

C 

D 

E 

F 

H 

J 

K 

L 

M 

N 
P 

R 
S 
T 

U 
V 
Connection
 
-5V
 
-5V
 
-5V
 
-5V
 
-2V
 
-2V
 
-2V
 
GND
 
GND
 
GND
 
GND
 
GND
 
-2V
 
-2V
 
-2V
 
Analog GND
 
Analog GND
 
Analog GND
 
Figure E4. Edge Card Connections for Demultiplexer and D/A Converter Board
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The demultiplexing process begins in the 100141 8-bit shift registers U4 and
 
U7. Each data period, the current data bit is clocked into U4, and the previous
 
data bits are shifted by one position. Every thirteenth clock cycle, twelve bits
 
of data are strobed into a pair of 100151 hex flib-flobs, U5 and U8, which serve
 
as buffers between the shift registers and the D/A converters. At a later time,
 
the data is strobed from the hex flip-flops into the D/A converters.
 
The strobe signals for the hex flip-flops come from J10, a 100136 counter.
 
In the normal case, when the data is already synchronized (the synchronization
 
process will be described later), the counter counts up from "0" to "12"
 
(Q3Q2QIQo is 0000 to 1100). When the counter reaches "12", pin 8 of U11 goes
 
low, which pulls control pins S1 , and S2 of the counter low, causing the counter
 
to reset to zero at the next clock pulse. The counter then resumes counting
 
upward until it once again reaches "12" and resets.
 
The strobe for U5 and U8 is given by pin 9 of U11. This signal is high when
 
the counter is at "12" and low otherwise. Data is strobed into U5 and U8 at the
 
low-to-high-transition of this signal.
 
The strobe for the D/A converters is the Q3 output of counter U10. This
 
signal is high when the counter is at "8", "9", "10", "11", and "1Z", and is low
 
otherwise. This provides a clock signal of approximately 38 nsec pulse width for
 
the D/A converters (a clock of at least 15 nsec width is required). The data is
 
clocked into the converters at the low-to-high transition of the clock signal.
 
At the same time that twelve bits of data are being strobed into U5 and U8,
 
a thirteenth bit is strobed into U2, a 100131 flip-flop, at pin 3. When the cir­
cuit is synchronized, this bit will be the synchronization bit, i.e., a low. If,
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however, the circuit is not synchronized, this bit could be either a low or a
 
high. The inverted output of the flip-flop (pin 5) is NOR'd in a 100102 (U15)
 
with the signal at pin 11 of Ull, which is a low when the output of U10 is "3"
 
and high otherwise. The output of the NOR gate (pin 11 of U15) is a constant low
 
if the synchronization bit is a low, and a 7.7 nsec high pulse if the synchroni­
zation bit is high (in which case the circuit is not synchronized).
 
The number of high pulses output by the NOR gate (pin 11 of U15) is counted
 
by U12, a 100136 counter. Each time a pulse occurs, the count is incremented by
 
1 until a count of "4" is reached. At this point, Q2 (pin 8 of U12) goes high,
 
which forces So (pin 20) high and causes the counter to hold the present count.
 
Additional pulses are ignored by the counter.
 
Simultaneously, while U12 is counting the number of synchronization bits
 
that are not low, another 100136 counter, Ul4, counts the number of sync bits
 
that have elapsed. Pin 10 of Ull is the clock input to this counter, and is high
 
when the count of UIO is "3" and low elsewhere. Counter U14 is configured to
 
count up, so each time a pulse arrives the count is increased by one. When the
 
count reaches "15", pin TC (pin 1 of U14) goes low, which triggers several
 
events. First, outputs Q2 and Q3 (pins 8 and 11) of counter U12 are clocked into
 
U13 (100151 flip-flops). This occurs when counter UIO reaches a count of "6"
 
(pin 4 of Ul1 low). Next, the count of U12 is reset to zero, which occurs when
 
counter U1O reaches a count of "12" (pin 8 of Ul low).
 
Pin 12 of U15 indicates whether the circuit is synchronized or not. It
 
results from NOR'ing outputs Q2 and Q3 (pins 8 and 11) of counter U12 (after
 
clocking through U13). If U12 has reached a count of 4 or greater non-zero sync
 
bits, Q2 will be high, and pin 12 of UlS will be low. If fewer than 4 non-zero
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sync bits are counted, then Q2 and Q3 will both be low and pin 12 of U15 will be
 
high. This circuit interprets a high signal at pin 12 of U15 to mean that the
 
circuit is correctly synchronized and a low signal to mean that the circuit is
 
incorrectly synchronized.
 
After every sixteenth synch bit, TC of U14 (pin 1) goes low. If pin 12 of
 
U15 is low, then pin 3 of U15 goes high, raising input PO of U1O high. This sig­
nal enables the loop to synchronize itself, for instead of loading a count of '0"
 
into U1O at the next opportunity, it will load a "I". All timing functions will
 
then be advanced by one bit. In this way, the multiplexer slips one bit at a
 
time in search of the correct synchronization.
 
If pin 12 of U15 is high, then the synchronizer is already assumed synchro­
nized. In this case, counter U1O loads a count of "0" and continues to do so as
 
long as synchronization is maintained.
 
The probability of losing synchronization and the mean time before synchro­
nization loss can be calculated versus signal-to-noise ratio of the data. In any
 
sixteen synchronization bits, the probability of losing synchronization is given
 
by the probability of seeing >3 errors in 16 bits.
 
(Prob of >3 errors in 16 bits) = (prob of 4 errors) + (prob of 5 errors
 
+ (prob of 16 errors), (1)
 
where the probability of seeing s errors in 16 bits is
 
(Prob s errors in 16 bits) = 16CsPS(1 - p)16-s (2) 
-r!

where P is the probability of a bit error, and C 

r s sl(r - s)!
 
The probability of the loop losing synchronization in a 1.6 psec interval (16
 
sets of 13 data bits) is shown in Figure E5 for various data signal-to-noise
 
ratios. It is seen that for reasonably high signal-to-noise ratios (greater than
 
10 dB), the probability of synchronization loss is very small (less than 1 x
 
10-18). E8
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Figure E5. 	Probability of Synchronization Loss and Mean Time to Lose Synchronization
 
versus Signal-to-Noise Ratio of Data
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Another measure of synchronization integrity is the "mean time to lose
 
synchronization" which is defined as the time interval in which the probability
 
of synchronization loss occurring at least once is exactly 50%. This value can
 
be calculated from the probability of the loop losing synchronization in a
 
1.6 sec interval (PLs), The probability of the circuit losing synchronization 
at least once in n 1.6 lisec intervals is given by 
(Prob of > 1 synch loss in n intervals) = 1 - (Prob of zero synch losses in n 
intervals)
 
,

= I - (I- PLS )n (3) 
which is set equal to 0.5. This is solved for n. The mean time to lose synchro­
nization is then
 
mean time to lose sync = n x 1.6 lsec (4)
 
These values are also plotted in Figure E5 versus the data signal-to-noise
 
ratio. From this graph it is seen that signal-to-noise ratios greater than 10 dB
 
give mean time to unlock values greater than 1011 seconds (3 x 103 years). The
 
implication of this is that the circuit will tend to maintain synchronization
 
even if moderately noisy data is received.
 
An additional complication presents itself in the case of data transmitted
 
over a biphase modulated data link (as in our system). The complication arises
 
due to the 1800 ambiquity inherent in the demodulation process. Without prior
 
knowledge, the receiver cannot determine actual phases of data bits (0' or 180'
 
for bipolar data), only relative phases between the data bit and some reference
 
signal.
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The result is that the receiver will output either the data as sent, or its 
inverse. The DDACS contains additional circuitry, in the form of an automatic
 
data invert circuit, that decides whether the data is being received correctly or
 
inverted and sends a signal to the Demultiplexer and D/A Converter Board to
 
invert the data if necessary to correct it. The interface to the automatic data
 
invert circuit is through two outputs and one input. One output (TC) is a pulse
 
train that goes high every 1.6 psec, whenever TC of U14 (pin 1) goes low. The
 
other output (Po) is a high pulse coincident with TC whenever the synchronizer
 
sliPs a bit in search of proper synchronization. If synchronixation is main­
tained, the PO output is a constant low. The "invert input" is a signal which is
 
output by the automatic data invert circuit. This signal is presented to pin 7
 
of the input EXCLUSIVE-OR gate (Ul), and has the effect of inverting the input
 
data if the logic level of pin 7 changes. The automatic data invert circuit is
 
constructed using TTL logic, so the output signals are buffered with 10125 ECL-

TTL converters, and the input with a 10124 TTL-ECL converter.
 
c) Automatic Data Invert Circuit
 
The automatic data invert circuit provides the ODACS with the means to 
decide whether the input data is the data which was sent or its inverse. If the 
data is being received inverted, the data invert circuit sends a signal to the 
demultiplexer and D/A converter board to correct the data by complementing it. 
If the demultiplexer is unable to synchronize within 410 psec (this is 4096
 
samples), the auto data invert circuit assumes that the incoming data is
 
inverted, and outputs a signal to invert it back. At this point, the demulti­
plexer has another 410 psec to establish synchronization, or the data will be re­
inverted once again. This process continues until synchronization is estab-

Ell
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g 1 C LR 
.. 9'10 L~1 _L U 1 
1/6S6 R774SC
 
l CLPRC C P 
74LS142
 
0

D 74LS74 Q P7U4 R P4LS163 D 6 74LS76 QP0 
Figure E6. Schematic of Automatic Data Invert Circuit
 
a schematic of the automatic data invert circuit. The two
Figure E6 shows 

inputs, TC and P0' come from the demultiplexer board. The TC input is a pulse
 
signal with a pulse width of 100 nsec and a pulse spacing of 1.6 psec. One pulse
 
occurs whenever the demultiplexer has examined 16 synchronization bits. If there
 
have been 4 or more logic highs in that group of 16 sync bits, a high pulse will
 
be output on the P0 line coincident with the TG pulse. If there have been fewer
 
than 4 highs in 16 sync bits the P0 line remains low.
 
The automatic data invert circuit counts the number of P0 pulses that occur
 
in 255 TC pulses. If the number of P0 pulses is a large fraction of 255 the
 
The automatic data
demultiplexer is having difficulty establishing correct sync. 

invert circuit assumes this is due to the complement of the correct data being
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received. (It could also be due to noisy data being received). The auto data 
invert circuit causes the data to be inverted if 128 or greater PO pulses occur 
in 255 TC pulses. 
The TC input line serves as clock for four 4-bit counters: U1, U2, U4 and
 
U5. Counters U1 and U2 are cascaded, and count the number of TC pulses. When
 
each counter reaches a count of "15", the RC output line (pin 15) goes high.
 
This is detected by NAND gate U8 which puts out a low on pin 3 whenever pins 15
 
of both U1 and U2 are high.
 
Counters U4 and U5 count the number of PO pulses. The TC pulse, delayed 38
 
nsec by passing it through 4 inverters, is used to clock a 74LS74 flip-flop. The
 
output of the flip-flop is high if a PO pulse is present, low if it is missing.
 
The flip-flop output is connected to the P enable input of a pair of cascaded
 
74LS163 counters. When P is high, the counters increment by one with each clock
 
pulse (TC). When P is low, the current count is maintained.
 
When counters U1 and U2 reach a count of 255, J-K flip-flop U6 is clocked by
 
pin 3 of U8 (high to low transition). The output QD of counter U5 is connected
 
to the J and K inputs of U6. If 128 PO pulses or more have been received, QD
 
will be high. Otherwise QD will be low. Having both the J and K inputs high
 
causes the output of U6 to toggle, which causes the data to invert at the demul­
tiplexer board. The next TC pulse clears counters U4 and U5 and returns counters
 
Ul and U2 to a count of zero so the process can start again. If fewer than 128
 
PO pulses have been received, QD will remain low. Clocking flip-flop U6 results
 
in no change to its output state, and no subsequent inversion of the data occurs.
 
Figure E7 shows the physical layout of the automatic data invert circuit,
 
and Figure E8 shows the edge card connections.
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(Viewed from Component Side)
 
Figure E7. Physical Layout of Automatic Data Invert Circuit
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Pin Connection 
1 N.C. 
23 N.C.N.C. 
4 N.C. 
5 N.C. 
6 N.C. 
7 N.C. 
8 N.C. 
9 N.C. 
10 N.C. 
11 N.C. 
12 N.C. 
13 N.C. 
14 N.C. 
15 N.C. 
16 N.C. 
17 N.C. 
18 N.C. 
19 N.C. 
20 N.C. 
21 N.C. 
22 N.C. 
(Component Side)
 
Pin 

A 
BC 
D 

E 

F 

H 

J 

K 

L 

M 
N 
P 

R 
S 

T 
U 
V 

W 
X 
Y 

Z 

Connection
 
GND 
GND
 
GND
 
+5
 
N.C.
 
TC Input
 
N.C.
 
N.C.
 
N.C.
 
GND
 
N.C. 
N.C. 
PO Input
 
N.C.
 
Data Invert Output
 
N.C.
 
N.C.
 
N.C.
 
N.C.
 
N.C.
 
+5V
 
GND
 
Figure E1. Edge Card Connections for Automatic Data Invert Circuit
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d) Power Supplies
 
The power supply for the DDACS is shown schematically in Figure E9. The
 
power requirement for the clock recovery circuit is +24 volts at 50 mA, +15 volts
 
at 60 mA, -2 volts at 300 mA, -5 volts at 450 mA and -15 volts at 60 mA. The
 
power requirement for the demultiplexer and D/A board is +5 volts at 120 mA, -2
 
volts at 1.9A, and -5 volts at 2.5A. The automatic data invert circuit requires
 
+5 volts at 250 mA. Commercial supplies were used for the +24 and -5 volt power,
 
while additional regulators were used to supply the +15V, +SV, -2V and -15V
 
power. Figure EIO shows the terminal block voltages for the DDACS power distri­
bution.
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81-24-I180-1_ 7815 o+15V 
-1 - jF - lvF 
Neutral15Q5 115n 
120V 6W 6W 
60 Hz Line 7 0+LV 
~ + 
--­ "Power On" 
i ADTECH 
-- Indicator 
iAPS-5-60 
3300 
1PjFLE 
0.11F II+ lp F 
IN4002! -­ 15V 
N-2V 
-25V Unregulated ± _ -S 
Figure E9. Power Supply Schematic for DDACS 
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0 0 
0 0 

o 0 
00 

00 

00 

01 

00 
00
0 0 
100 1 
100 1 
00 0 
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(Rear) 
120 VAC (neutral) 
120 V AC (line switched)
 
120 VAC (neutral) 
120 V AC (line switched) 
120 V AC (line unswitched)
 
N.C. 
N.C. 
N.C. 
N.C. 
-25V Unregulated
 
5
+24V 
GND 
GND 
GND 
00 NOON
 
+ +-1 + , 0an-I 
(Front) 
Figure E70. Terminal Block Voltages for DDACS
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APPENDIX F
 
Data Sheets for
 
Transmitter and Receiver Components
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(,M p4A 
kW BAND 
GUNN OSCILLATORS 
central microwave company 
The Central Microwave Company CMF 1200 series W Power input to the source is by a miniature feed-thru 
bandGunnoscillator productlineconsistsoffixedfrequency which isshunted internallybyaCentral Microwavesuppied 
mechanically trimmed sources with power levels up to 25 bias Transient and low frequency oscillation supression 
mW These oscillators combine Central Microwave's high circuit The body is machined from high conductivity copper 
performance Gunn diodes and matching cavity in a source with cooling provided by conducion through the US 
design maximizing the performance of this combination 387/U-WR 10 mating connector 
The stability and low noise characteristics of these units 
make them ideally suited for service as LOs and paramp This sheet describes a basic product which will fulfill 
pumps many applications Rapid response will be given to requests 
The W band source line provides ± 100 MHz smooth for custom designs requiring modificeation in tuning tem­
mechanicaltuningwithafrequencytemperaturecoefficnt perature range, or other parameters required to meet a 
of 2 6 Miz/0 C Power stability is 0 05 dB/C specific application 
ELECTRICAL CHARACTERISTICS AT 250 C 
Model' 
Numb., 
Frequency'
Rnge
GHz 
Tuning
Range
MHz 
Minmum 
Power 
mW 
Maximum z 
Operting
Voltage
V 
Maximum2 
Operating
Current 
MA 
CMF1207 - - 90-110 ± 100 5 6 750 
CMF1210 - - 90-110 ± 100 10 6 900 
CMF1214 - ­ 90-110 ± 100 25 6 1200 
1 	The customer will supply specific center frequency in the purchase order A leiter code will be added to the part number 
by Central Microwave to define specific units shipped This complete number should be included on re-orders 
2 	 oscillators will meet specification at voltage and currents equal to or less than maximum Specific values required will 
be supplied with each source and may vary between units 
ABSOLUTE MAXIMUM RATINGS 3 
Temperature range storage -55-C to -125-C 
Temperature range, operating -55-C to -650 C 
Voltage 	 7V 
3 	 Exceeding these values for even transient periods may result in damage to oscillators CMF1200 series oscillators will 
not be damaged by operation over -55-C to +65-C temperature range, however specified power and frequency and 
power-frequency coefficients may only be met in the range 25 to 500C 
Specifications subject to change 
JAN 19, 
3701 Mueller Road 0 St. Charles, Missouri 63301 0 314-723-4700 
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(PINBI-phase Modulators 
. : + 	 - path~eng ~oratsthaomea180 phasechangeta+-, 
-Jflfnwft nO speed of TheHughes PIN dlodeene 
s * m o l tlonntssuptlalgiafft weconcDiffecentiaI'\Z',49PheervrfsMarwhamplidunbaaoo 
+ 	 INSERTION LOSS 
INSERTION LOSS (dB max) 
OTHER ELECTRICAL SPECIFICATIONS 
RF BANDWIDTH (%typ) 40 
POWER HANDLING (mW max), 100 
SWITCHING TIME (10% to9D%) (pS) <500 
MAX MODULATION RATE (gigabits/seo) >10 
ON CURRENT(MAmax) 	 10OFF VOLTAGE(Vmax) 10 
VSWS (typ) 13to15
° DIFFERENTIAL PHASE ERROR t2 
AMPLITUDE UNBALANCE (dB typ) 05 
(dB max) 10 
HOW TO ORDER (Soecily Center Frecuency al time of oroer) 
Model Number 	 479XH XOCC 
Frequency 	 I Ke.Band 
20 
3U 
4V 
SE 
6W
 
Flange Type 	 I Round 
2 Scuare (Ka band only) 
EXAMPLE 	 Toordera6DGHzV Band PIN Biphase Modulator sec 
'fya Hughes Model #47994H 1000 cerer fieauency = 
60GHz 
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CME SERIES ELECTRONICALLY TUNED GUNN OSCILLATORS 
The Central Microwave Company CME series Gunn provided by conduction through the mating flange or base 
oscillator product line consists of electronically tuned This listing describes a range of standard products 
sources with power levels up to 500 mW These oscillators which will fulfill many applications Rapid response will be 
combine Central Mcoiwave's high performance Gunn giventorequestsforcustom designs requiring modification 
diodes, varactors and matching cavity in a source design in tuning, temperature range, or other parameters required 
maximizing the performance of this combination to meet a specific application The possible combination of 
Input to the Gunn diode is across two solder lug, power levels, mechanical and frequency tuning specifications 
which are shunted by a Central Microwave supplied bias are too numerous to allow a complete listing of those 
transient and low frequency oscillation supression circuit available Please contact Central Microwave or your local 
A third solder lug provides varactor input The body is representative with your specific requirements 
machmed from high conductivity copper with cooling 
ELECTRICAL CHARACTERISTICS AT 25°C 3,4 
' 
MAXIMUM 2 MAXIMUM2 MAXIMUM 
MODEL1 
FREQUENCY 
RANGE 
TUNING 
RANGE 
MINIMUM 
POWER 
OPERATiNG 
VOLTAGE 
OPERATING 
CURRENT 
TUNING 
VOLTAGE 
NUMBER GHz Mm. MW V mA V 
MECH ELEC 
CME310 - 4-8 500 250 10 15 500 50 
0,E320 -
CME327 -
4-8 
4.800 
250 100 
30 
100 
500 
15 
15 
1000 
200 
50 
50 
04E410 - 812 500 250 10 12 SW so 
CME420 - 8-12 250 I0 100 12 1000 50 
CME427 - 8-12 100 30 500 12 2000 50 
CME51D- 1218 500 250 10 9 600 50 
CME52D 12 18 250 100 100 9 1200 50 
CME527 - 1218 100 30 500 9 2500 50 
CME610- 18.26 250 ISO 10 8 750 50 
CME620 ­ 18-26 150 00 100 8 1200 50 
CME623 - 18-26 100 30 200 8 2000 50 
0ME710 - 2640 250 100 10 6 750 50 
CME720 - 2640 IX0 30 100 6 1500 50 
CMI810 - 40-53 250 100 10 5,5 00 50 
CME817 ­ 40-53 100 30 50 5.5 1500 50 
CME910 - 461 Conait 10 Conitt 
WES914­ 54 61 Fctery 25 Fctory 
CME1010- 6270 Consult 10 Cornat 
CMEI014- 270 Faticry 25 Frctory 
3 ABSOLUTE MAXIMUM RATINGS 
Temperature range, storage -5SC to -125 0 C 
Temperature range, operating -55 0 C to +65 0 C 
Voltage 1 1 X Vmax 
Exceeding these values for even transient periods may result in damage to oscillators CM- series oscillators 
will not be damaged by operation over -55 0 C to +65 0 C temperature range, however, specified power and fre 
quency and power frequency coefficients may only be met in the range 250 C to 450 C Broader temperature 
range units may be purchased as a special item 
4 All specifications are into a load VSWR of 1 3 1 maximum Units will not be damaged working into higher 
VSWR, but specifications may not be met Integral isolators can be provided by Central Microwave 
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--- -------------------- MILLIMETER-WAVE 
:HUGHES HARMONIC MIXER 
HUGHES AIRCRAFT COMPANY 
EAECTRO1 a.snamCS /s/on 	 TEST DATA 
MODEL NO. 47436E-1002 DATE 12-17-79 
010010SERIAL NO 

SALES ORDER NO 44261
 
FREQUENCY BAND 15-110 GHZ WAVEGUIDESIZE WL__-_0 
DIODE WAFER SERIAL NO 3585 	 FLANGE MIL F 39221 67,8-010 
SIGNAL FRED L0 FREQ CONVERSION LOSS 
GHz GHz 	 dB 
95.0 	 e.568 32 
32 
31 
98.0 8.864 	 32 
_ 
_ 	
32 
31 
SEE CAUTION NOTES 
PRODUCTION SUPERVISOR 	 QUALITY ASSURANCE 
COMMENTS 
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'FINAL TEST 
'AGC plifier -' 21O-320-, 
QA k.~1)Qroom fata tak~n at tmprratur4. 
DOWu 
Current 115V /5c2 dX -15\ / 
Outputpower 5.5 - Pu < b.53 -. 
Frequenmy 50M[Iz - 500MhIIz 
A 
-nout 
powet 
laximum 
autnUt 
poer 
Minimum 
output 
pow/er 
Suppression Gain 
of Strongest ( 55 dB. 
Hamonic imn.) 
7.¢ 
-20-d m 
- 3 
I -­ r' 
WATKINS-JOHNSON COMPANY' 
ELZCTaONDOtvja tLECtROfl1 SVMZ 
PALOALTOCALIFORPIA 
AIZ 14482 
, 14 8 
SCALE DIV 
w 
EV 
N ____N 
JSh' -T 
773-5 
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-
I..... 0-! 1 - ... _
( ,4o 

(7120)1_ 
1L- ITYPESUA FEMALE 
9(3) PLACES 
PRODUCTLABEL 0 
320 8 ) AREA (2362) 
I P I ® ,,__o° 
375-3ZD 

-33(6 O A 011
 
MOUNTING SURFACE 
-- OUNTNG HOLES 
I 632 UNC-2 X 64* 02 
(4S 7k1 5, DEEP 
(4) PLACES 
'1475 jOle II(3747! 2W'- ''N 
" 
L- -- I- . .- ____ _, 
NOTES UNLESSOTH.AIS SPEC'- WAlKINS JOHNSON C0%IP4V 
I DIMENSIONS AQE EXPRESSE I O ES :.E5 ,I0N= IN PARE)THLEES 
ARE MLLIMETER LV'JIALETS ___ __ ___ _ ____. _ 
TOLEPCES ARE AS LOV. I'ES X XX) 015. SOLID STAIE 
PAINT E- 59-tC-,C-, NO3SCINIStt UE PER. - .o 09 AMPLIFIER 
0 
4 NIT ',ZHT 
298607 
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VTO.300 VTO-2001150 
A 1A 125 ou. MTG "W85S 
iTO Series 
VTO-400 
-
--1 - --
Itsm 
437 
I -j-S 
SS12 5 
- as, 
~17 
"Jog 
itI/CS 
0I z 
z Ez 
~~tai 
20 26 30 36 4onnn (toh--
STANDARD 
VTO SPECIFICAnoNS 
Frequency Power 
Range Otpot Power Vartion 
Model (GHz) (mW) Over Fteq Rane di) 
VTO-150 15to 3 100 6Typ 
VTO-200 2.0to 40 50 6Typ 
VTO-300 30to40 30 6Typ 
VTO-400 40to50 25 STyp 
VTO-s00 50to6o 20 6Tyvp 
All Units 
Signal to Harnionic Ratio 15 dB down mrn 20 dB Typ 
Non-Hanronno Spunous Rejection 65 dS Typ 
Frequency Fulling (1 3 1 VSWRI ±2% Typ 
Frequency Drft (PPWC) 250 Typ 
Amplitude Drift (-30'C to +0SC) 1 dB Typ 
Frequency Pushing 1%Nolt Typ 
Opposite tuning voltage available, consult factory 
Tuning Tuning 
Bia Voltage Range Ltneanty 
-24 VDC @ 150rA Typ Oto-65VDC 10% 
-24 VDC @ 150 mA Typ 0 to .65VDC 10% 
24 VDC @ rA Typ Oto-65VDC- 10% 
-24 VC @ M A Typ O to-5VDC - 10% 
-24V0C@l50rnATyp 0 to-65VDC 10% 
Mechancal 
Connectors - RF SMA 
DC Solder Feedthru 
Tuning Solder Feedthru 
standard SMA 
for modulation 
59 
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APPENDIX G
 
Data Sheets,on
 
TRW TDC1007J Monolthic Video A/D Converter
 
and
 
TRW TDC1007PCB Video A/D Converter Board
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IMONOLITHIC VIDEO
 
A/D CONVERTERB BIT, 30 MSPS 
Model: TDCIOO7J 
The TRW TDC1007J is an 8 bit fully­
parallel (flesh) A/D converser capable of 
digitizing ananulog signal at rates from dc to 
30 megasamples per second (MSPSI. it will 
aiurately sample. wihout a external 
sample~rid4old orcuit, input signals with 
frnqueaey components up to 7 MHz (com­
aitor3 d bandwidth of40 MHz) 
A single coonn signal coniols the 
unit operation. whid wmont of 255 
sampling mparators. mbining logic, and 
an output buffer rgister. Recovery from a 
full scale stop input occr within 20 men. 
Controls ar, provided for straight bmary or 
offset two's complement output coding, in 
true or inrtad sase 
The TDC1007J Is patet (No
3283170), with other pftents pending. It 
is covered by TRW's standard lfysr limited _[ ________"Y 
warranty.Nv 
.0 
FEATURES 
* 8bitrnsoluton 
S30 MSPS 
* No sampleandhoid ruicut required 
a Apet reijztter3O psec 
* Differe al phase 0. 
SDifferental gain 1.5% 
" Binary or two's complement output .O5TV's 
* Monolithic, bipolar,TL a-L 
* 64-pincetamiclDIP 
* 2. Wpower dsipatio, 00 
APPLICATIONS - ,,,-0 
* Video dats comrnna v.o . 
3X or 4X NTSC olor 
3X or4X PAL color x DIFIIArM 
* Rida dati convefion U A,>R 
* HIgh speed multiplexed data acquisition 
@TrW/nrc 1Dm 
TRWLSI PRODUCTS 
25W E. El Segundo Blvd, El Segundo, CA 
(213J 53183? 
045 
10li-iO9 
Al 
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'TDCI007J 
C" O W A N V
N 	 V0.
 
ISW N.2 $, IMALOG 

m,"IN 
-PEVI jOII1TAL 	 OTh CI SA NO'NLINEAR SECTON1 W~ACiTANCE 
N., ~ N eFO ViE >VRT]*I 	 RI WHENN 4lN CONVERT SIGNAL M HIGH III VRB ISTHE VOLTAGE ONPIN VRB NOT THE PIN ITSELF 
Figure 1. Timing Diagram (Note 1) 	 Figure 2 Simplified Analog Input Equivalent Circuit (Note 2 
Vcc 
BIOS, 
NWl 
OU EQ*IVAtT "ST LOAD FOR DELAYCIRWUI MEASUREMENTrS 
Figure 3 Digital Input Equivalent COrcuit Figure 4. Output Cfrcuit 
Performance characteristics, typcal over reommended operating temperature renge 
PARAMETER TEST CONPITIONS UNIT 
Rmtioion B Bib 
Iiot Ramp, 20 V 
Limanty Er"r a to 20 MSPSwoNwntlo flt 0.2 I 
Offlat Err Trt VRT-0V VRB.2.0V(NO,3J +30 Y 
Bottom VRT-OV VRB-.2.VINoa3) -24 V 
Aptr Jitter 30 -C 
Oiff.nii Rnas PCsC oe PAL rmi mo:,ultd Wit S 0.5 Dog
40 IRE color RlrIa (NOt= 4)0hfflnfitl Cain 	 1,5 
Swndwddti 
3.0dB 40 MHz 
0 1 do 7 MHz 
Trenuont Rwr Rascova"y fro. full cal hiput St 20 ISC 
$10 -to-10Rndo 10 MHz ba d* dth25 MSPS cow.nion rm (No. 51 
Pi S IRMS Nois 	 1.248 MHz Inrut 55 dS 
2.438MHt u d51 	 ad 

RMSS*aI/RMS NoiR, 	 1.248 MHz Input 46 43 
2A38MH*input 45 do 
NOW PO rRi ODto8M zwhtnoiLobtadwidth 36.5 do 
4a loading 1.248 MHz dot 
20 MSS rw.enrsion (Not. 6)rs 

TRW s oor 
A2 
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TDCIO07J/TDCIOO7J-M 
COMMERCIAL AND MILITARY SPECIFICATIONS 
Absolute maximum ratings (beyond which the useful life may be impaired) 
S-uWvt, VCC. . . ......................................- 05to+70VVES ................. .........................................	 0S.to-70V
 
..AGND. . . .. . . .. ............... ..................... ......... + to -10VI
 . ......... . 

i1it vol 0taget, l ..... .. ..... . ...................................... -B tto 5 V
 
1owmC.VuN.VRT.VRB .... .... ................................ .4 0 .5 V . VEE
 
IVAT - VR8 ........................................................ 2V
 
........................................................................... 	 +1 to -100rA f
O..v. . ................. ...........................................-	 O.So+70V
Tbrtpnratn..,coentJng. wmb~tuet.............................................................. -0 tot3 0 oC I
 
ul r~o . . ... . . . . . . . .. . . . . . ........ . .*. +1750C
 
lead eoldnn I0Oud. .................................................... .+300C
 00W .. .......... . . ................ ...............................- 05 to,150 C 
Racnmmended operating conditions 
PARAMETER 	 MIN NOM MAX UNIT 
VCC Suy Volte 	(T01007J) 75 450 4525 V
IDCI007J-Il 45 +5.o 45.5 VVEE &+lyVoltge -75 -6.0 -6.25 V 
AMr, AralogGroundVoltae -0.1 40 1 V 
VAT Rftrenalnput.ToP -11 0 401 V 
VR 8 Rernlinout.BOlo, -02 -2.0 -21 V VRT-VR Ir'tVofitieRr . 1.0 2.0 2.2 V 
TrpN1 CwnPulseWidtt.Hhf(Note1 1 at 
tpw0 Coaal Pulse Wdth, Low (Not. 1I 25 nt 
10H Out=t Currnnt. Hah tenI 	 -400 9A101. Output Current. Low Level 	 4.0 alA 
TA T.,re.wnl, MAmn ITDCI007J 0 	 70 °C 
TC Trperetn, Can 19C1007-M) -30 	 +125 C 
Interface specifications over recommended operating temperatum range (excpt as noted) 
PARAMETER 	 TEST CONDITIONS MIN "rVP MAX UNIT 
Power upply 
ICC Supply cmrntt VCCMAX 25 35 iA 
I6E SI0P4Jrmn VgE MAX T 0 ?0
0 C -325 -400 rnA 
Analog 
5 
To 4 00C 	 -450 mA 
VIN lItot Volt"ge Range VAT VRB V 
RIN Equllnt IAputlIn dc VEE -MAX (Not 21 $ K 
Cin Inmut Cptence 	 300 pF 
IBIAS Ceumtt Inputsi VEE - MAX 	 500 ILA 
ckSyndhtls.aw 

Refe 

I m VR-MAX 	 200 1PA 
InputI 
I T RcfOOen cCowrrnt.To VEE-MAX VRT O.V VRS--2OV +35IRB RefemrenCumnt,Bottom VEE..MAX VAT.m0V VR--2.0V -35 mA 
A Ref,,nah Rumor 	 0.22 031 §2 
A Trim Resistor 	 is KT 
Digits! 
In 
VIM Nigh Len lapin Voltae 2.0 V
 
VIL Low LeMTInput Volta 0. V
 
IIH High L f Ilt Cuntt VCCMAX VIHn2AV 75 A 
IlL Lo Le.i Iut CutMwt VCC'MAX VIL-0.5V 1 -2.0 MA 
VON Hqh Lewi Cutputo VCc-MIN 	 24 VVoI i,,MAX 
VOL Lowtnf0unut Voln VCc - MIN l0L - MAX 0.5 V 
Switching caractaristlcs over recommended operating temperature range (except as noted) 
PARAMETER 	 TEST CONDITIONS MIN IrYP- MAX UNIT 
F. Mckn Convim Ra VCC.VEE-MIN 	 20 30 M", 
rOELAY AMs Dew (Note 1 VCC. VEE - MIN 10 _ e= 
'o DhgltOuwtt Oy (Noe 1I VCCVEE=MIN 1i 30 45 niit 
*VDC. Va - NOM TA - 21VC A voftages n wit nect tB DGND TRW psRou

1
TflCn¢dltorte CC V, VT VRA -CM IExaptn Noted
 
All msrentswtrderDC wdotns
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TDCI007J 
PACKAGE INFORMATION 
r 
PC 10 a=1 NC 
HC rmOw 01;1 
N¢" 32 .01,, I:00,0.060

I ' 1? - I. N'00
-=% POTc 
1
 
'CN 12 0 W,8 0. 011 9o NK m
 
[ 
vm t 1 41 NEAT * DIMENSIONS IN INO4HE 
¥i t* 41.221. 25IN ALL POWER ANDNC OROUND 
NPINS MUST BE CONNECTED 
- * DOD IS *SV OSOUND AND 
A : m 01 INK 
I IETN * AL.S: oNtvY E~N" (REF) UFFERSIPLANE VIN PINS MUST 
O . =t oNS EXTERNALy CONNECTED 
€ t 4 DeSiDE VIEW 
-TW , ten1 *RE2OMMENOED CONNECTION TO ANALOG GROUND 
=. i J POP INTER OD SHIELDING,R-ECRTR E 
MATING CONNEaTORS INGCLUDES 
Cambon 703-4064-014)4-12 Low-profile, solder tail, tin plate. Jam, uodwst 
Robinso-ugent 10N-449 S5-G ' Low~profil., solder tall, gold plate, Jam socket 
Textool 232-201-0006O5 (2 requtred) Loldar tall. reckel plate, zato lnmenton force wct 
Figure 6. Differential Phase -40 IRE Modulated NTSC - Figure 6. Differential Gain -40 IRE Modulated NTSC 
Ranmp- 14.3 MSPS Unlo:ced (Note 4) Ramp - 14.3 MSPS Unlocked (Not. 4) 
Flour. 7.no eVeCtor Figure 8. Linerity -20 MSPS (Note 7)Dul~a n- NThC Color Bars 14.3 MSPS 
TRWw psooucTm 
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FINAL REPORT
ULTRAMICROWAVE COMMUNICATIONS SYSTEM - PHASE III 
REPORT MDC E2461 23 OCTOSER 1981 
TDCIOO7J 
OUTPUT CODING 
BINARY OFFSET TWO's 
COMPLEMENTRANGE TRUE INVERTED TRUE INVERTEDSTEP 200V FS .20480V FS NMINV I 0 0 I 
7.S43IriVSTEP 80 1EP NUNV- t 0 1 0 
POo 0.000V O0O00V mOO00 11111111 lO000 01111111 
i1 .OO7BV 0.0080V D0OCO•1 iltl11G to 0Ot1 a0111a0 
127 o9961V .1 OISOv 01111111 1•Doe0 11111111 o0O0oo 
128 -1 - 0240V O 0111111 000000OO 11117110039V DODO 
129 -1OhIBV *I 0320V I100 1 01111110 000001 11111110 
254 1221V -1992V 1111110 0O0OOI 01111110 10000001 
255 2 00• V -2.O4OV 11111111 000D00 01111111 1000ODDO 
NMINV and NLINV are to be considered DC controls They may be ted to +5V for a logical '1' 
and tied to ground for a logical 0". 
NOTES 
1. Timing The TDCI007J operation involves a 1 bit pipeline delay. A sample is taken (comparators are latched) approxi.
marely 1D rses after the rising edge of the coavert signal (TDELAY). This delay may vary by afew nanoseconds from 
par to part and as a function of temperature, but theshort-term uncertainty (jitter) in strobe delay is les than 30 piez. 
The 255 to8 encoding isperformed on the falling edge of the convert signal, and the resulttransferred to the outputis 

fatches o,the next rising edge. The outpu require . minimum time to begin changing to the new result, specified as
TD(mn). This permits the preceding result to beread on the same rsing edge, i.e read data N while acquiring sample 
N+2. 
The specified pw,I rpwO) guarantee performance of all parts over the full operat­minimum convert Pulse wdths(TI 
ingtemperature range. They an be adjusted tosmaller widths forapartiular pert.achiving the tyical saurle rate. 
Alltiming specificatons are with respect to TTL threshold crosing (1.5 V). 
2-	 Analog Input The analog input circuit of Figure 2 isa simplification that Isadeuata for most interface circuit designs
As shown, the input confsism driving voltage comparator, GIN represents the n­of 255 parallel e 1itter-.ollower Stg
linear emitter-follower junction capacitance, and IIAS isthe constant input bras current RIN is a piecwise linear 
approximation of the change ininput current due to comprator switching asthe input moves through the image.This 
component does not vary after comparators ca, be switched, but do notethe input range a exqeded, asno additional 

that the comparator current tzero (R-4o)while theonven: signalhigh 01i. The diode voltage
is uithe model repre­
sent; conduct if the input exceeds +0.7V.the base-collector lunctions of the emitar-follower tamstors, which oat 

The 300 OF maximum input capaitance presents adrive iasairmeant similar to that of a 75 ohm coaxial cabe,

through its nonlinear nature and dc bia dharacteristiu unsuited to being driven a 75 ohm line:make it 	 diretly by A
 
source impedance of les, then 10 chm ra indicated for optimal performance. One method of providing this drive is 
demonstrated on the TDCI07PCB (page 9). This is not necessarily the best or most cost effective tchnique. The 
LH0033, or equivalent buffer amplifier also works, and common analog line driver circuits can be adapted to the t L 
Through the use of NMINV end NLINV, either inverting Or noninvering buffers may be sccommodated. 
3. 	 Reference Inputs. The ristive divider that provides areference voltage to ach of the 255 comparator circuits hst both 
ends andamidpoint tap available 	 inthe circuitoperation. The nominal oper­to the war,allowing considerable flexibility 

atung range is 0to -2V, requiring approximately OV On VRT and -2V on VRB This isnot to Preclude operation over a 
Mailler range, asthe circut will functionwith atotal range of less then I volt, butson= performance characteristc will 
change. For example, quantizar circuit has two major sources of do linearity error resistor ladder variations and com­
parator offset voltages. The former i scaled by a range reduction while the latter isnot. The ircmt should be operated 
with VRT and VRB within the recomrnended +0.1 to 2.1V range, aid VR at least SOO mV more negativethan VRT. 
When orneof the 255 comparator, turns off due to adrop inanalog input voltage,its current shiftsbias from the
 
analog input to the reference is
ladder. When the convert signalhigh, comparator bias crumnt aszero. This generates
clock and signal current inputs 	 which can be relieved
related o eon the reference with amaximum amplitude of Is, 
by imuring adequate bypassing of VRT and VRB to analog ground. Ifthe reference input are exemised dynamically, 
a In an AGC circuit,bypass capacitor would be inappropriate, and a low Impedance reference soure should be am­a 

ployad. The minutqeference circuit asmodeled below. 
rvi.via A.1 -rm 
-v" 1.1* I v. elm-ei 2 
,,'u 
 *r114"ils LOU)isownuinn[o ALOWGU11916.0I~kc,Onmloup 
3 .0iAialacaiORil0 
TRAWisu aimr 
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ULTRAMICROWAVE COMMUNICATIONS SYSTEM - PHASE Ill 	 FINAL REPORT 
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TDCI007J 
R erece Inputs (ont) 
Calibration is acomphshed by adjusting VRT and VRB to set the first and 255th thresholds to the desired voltages Note 
that R1 i greater than R. ensuring that calibration can be achieved with apositive voltage on VRT Auuminga 0 to -2V desired range. continuously strobe the converter with -0 0039V on the analog input, and adjust VRT for output toggling
between codes 000 and 001. Then apply .1.9961 V and adjust VRB for toggling between codes 254 and 255 Rather than 
adjusting VET. it may be conrenit to connect at to analog ground and calibrate the OV end of the range with abuffer 
offset control VRB is a convenient point for gain adjust that isnot in the analog signal path These techniques are em­
ployed on the TDC1007PCB (pge 7) 
A midpoint tap, VRM, allows the user to parallel the upper or lower half of the ladder with aum resistor. RT This pro­
dicles approximately 1/2 LS adjustnent of the linearity midpoint and is included for linearity compeation of an 
extended temperature version of this part. It is not necessary that adjustment be performed over the commercial tem­
perature range (0 to 7000) This pin can also be useful asa virtual ground reference for the input buffer amplifier if 
bipolar conversions are performed. (Be aware of the inherent RT impedance of this node ) Any load applied to VRM wll 
affect lineanty 
4. 	NTSC Vudo Testing. Measurment -of video test signals is performed using the setup Illustrated The A/D and D/A con. 
wrters am strobed at 14.3 MHz, unlocked from the color subearrier. and the full composite signal encoded No (sin xd/x
correction is performed. Differential phase and gain, in excess of that inherent in 8 bit quantization, are determined by 
measunng the deviation of the trace centerline on a vectoracope monitoring a reconstructed 40 IRE modulated ramp,
sampled asynchronously with the color subcarner (M0. Felix, "Differential Phase and Gain Measurement in Digitized
Video Signals," Jour. SMPTE 85 76-79, February 1976) 
S. Signal-to Noise Ratio (SNR) Test A block diagram of the SNR test satup is shown below. The analog input to the AID 
converter is a single tone with a p-p amplitude equal to the full scale range of the A/D. Power in the reconstructed 
waveform asmeasured over a selected bandwidth (c f$/2) and remeanured when the fundamental tone frequency is ll. 
tared out at the D/A output. The ratio of the two power remangs in the SNR. An ideal A/D convener has aSNR equal 
to 6n + 1.8 dB, where n - number of bits, n ; 4. This is the RMS sagnal.toRMS noise value Peak signal-to-RMS nos 
thory isapproximately 9 di higher 
G.Noisa Power Ratio (NPR) Test. A block diagram of the NPR lest setup is given below Bandlimited gaussian noise isthe 
analog input to the A/D converter. Power In the reconatructed waveform Ismeasured In a selected frequency slot and then 
remeasured wth the same frequency slot notched out of the input signal spectrum. The ratio ofthe two power readings
reflects the noe performance, dynamic nonlinearity of the A/D, and aperture effect. The theoretical NPR for die tst 
performed Is40.5 dE. 
7. 	Unemnty Testing Device linearity Is readily determined with the test setup below. The A/D output is inverted using the 
NMINV and NLINV controls. The input Is slightly overdriven with a slow ramp, the output and input are stummd, end 
the results displayed on an oscilloscope. 
TRWts nmc 
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MACDOMNELL DOUGLAS ASTRONAUTICS COMPANY-ST. LOUIS DIVISION 
ULTRAMICROWAVE COMMUNICATIONS SYSTEM - PHASE III 	 FINAL REPORT 
REPORT MOC E2461 23 OCTOBER 1981 
VIDEO AID CONVERTER 
TR W IEVALUATION BOARD 
Model: TDCIOO7PCB 
The TRW TDC1007PCB is a fully 
Assembled erid tested circuitboard designed
to aid in evaluating the TDCI007J video 
A/D converter It comes complete with the 
converter L.5installed in a socket and will 
accept and digitize a 1 V p-p 75 ohmi.g­
nal Other ranges and impedances may be 
selected by plug-in mistor sulstitutions on 
the board An offset adjustment isprovided
which can establish a unpolar or bipolar 
input range The arcut operates from 
±15 and +SV supplies 
This board is intended asademonsta. 
tion vehicle It will enable the potential 
user to exorcist a mini­the converter with 
mum effort and demonstrates a technique
of input buffering Full size prints of the 
board layout are included (page 11). It is VMIN 
equivalent to mot familiar modular type 
video A/D convemers. All digital signals b I.NV NLiNViN 
are TTL compatible end are brought directly
 
off the board froo the LSI Provisions re CONVERT 0 co- i r

made on the board to install a zero isner- A,
 
ton force LSI socket for usea a Uas
 
fixture,~AO A .,
 
FEATURES 	 2is"
 
00 VAN. 
50,75,93, 1 K ohm la 
" Selectable input Impedance 
.0 
 VAN D1.4 -J 
* 	Selectable input rmge a 
1,2,5, 10vott full ale TDC1007J 
* 	 Adjustable offset for unipolar or bipolar
Input 	 olmatrr GlAIN 
* 	Will accommodate zm Insertion fome 
11 socket 
* 	 ±15 V. 5% and+5 V,10% powersupples
required 	 ^"o LTATN 
APPLICATIONS 	 4V Vee, DON AGN 
* 	 TDC1007J evaluation, 
a 	system prototyping 
* 	 Testfltum 
TRWwnOWMc 
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TDCIOO7PCB 
The pnncmpal function performed by the PCB isbuffering the TDCIOO7J input ad matching it to the source smped­
ante. The amplifier circuit has again of-2 and an input impedance of 1K ohm. A resistive divider input isprovided Ip achieve 
other ranges and impedances. An offet voltage i applied to the summing node to permit ziro scale cahbration, and the 
rme of adjustment is sufficient for bipolar operation. Drive current to the LSI comes from en emitter-follower stage (Q1) 
with 60 mA Iisn current. C2 and R1 0 areamplifier compensation component, and areselected at the time of assembly. 
A single 2.5 volt reference (1U4) serves amplifier offset, converer reference, and supply regulation functions. The 
fodder bottom reference is supplied by U3 and 04, and is adjustable via amultiurn pot for full scale calibration A trace 
leading to connector pin F is provided which can be used to monitor VRB by conmecting pad 25 to 24 to well as 23. VRB 
camalso be supplied througt this pin by connectng pad 25 to pad 24 only. This can be used asagain control. isn an AGC 
circuit. A 10 pF Capacitor Istied vore VRB to ground to bypass clock and data synchronous current noise generated on the 
chip. If this is removed to improve the gain control response, a low impedace source must be employed. The VRB input 
recures a30 mA sink capability from the arndog ground. 
A .6 volt supply is developed by 123and 02. and supplies the A/D converser (U) and buffer amplifier (122). The 
+12 volt supply (1U3, 3) prodes isolation between te amplifar and ±15 volt stpply. The on-board regulation allows the 
PCB to operate from +5 percent +15V and ±1 0 percent +5V supplies. Mnximum supply currents am 125 mA at +V, 50 mA 
at +1EV, 500 mA at -1BV. The board can be modified to operate on02V Instead of t1SV by bypassing the +12V regulator 
This is cconplished by removing 03, RIG, and R21, and adding a jmper between 3 emitter and collector pads. 
The separate plans for antilog and digital ground should be noted. AGND is the retum for the ±15 volt supplies and a 
mall amount of +5 volt current. All 5 volt current supporting the digital interface isreturned via the DGND plane and pins; 
ths ground separarnos i maintained on the chip Good analog circuit design discues that the ground currents be kept sapa­
rate a mud as possible, connected at orly oe pont (usually the power mupples). Clock noise on the analog input can 
usually be traced to coupling ofthe ground ircuis. 
The LS digital outputs are designed to drive the test load of Figure 4. This is4oughly equivalent to two standard or 
Schottky loads or 10 low power Schottky loads. It is remmended that the LS not drive long interonnect directly, a 
the line capacitance my result in excessive rise times, and reflections can contabule to noise within the converter. 
INPUT RESISTOR SELECTION 
(1/SW unless otherwise specified) 
.1 1000 R2R2 0.1 A1 SZIN 1000 + R2 
ZIN -00 
INPUT RANGE
 
IMPEDANCE - IV 2V 5V 10V
 
INPUT 
S2 R1 0 24.9 40.2 1/2W 45.3 2W 
R2 52.3 24.3 100 4.99 1/4W 
75n R1 0" 37.4 60.4 I/4W 681 2W 
R2 806 39.2 15.4 7.50 
93n R1 0 4.4 75.0 1/4W 84.5 1W 
R2_ 102 48.7 19.1 9.31 
1000R1 0 499 806 909A1 
L7!577_ OPEN 1100 249 110R2 
*5fl IV option sipled 
TRWispnooucrs A8 
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R~l Ilew 
iin
BwUnF.v
 
=ZZ 
TDC10OO7PCB Schematic 
PARTS LIST 
RESISTORS CAPACITORS ThANSISTORS MISCELLANEOUS 
RI 00 114W 2% Cl Dl uF SOW Cl 2145836 All Caaton 64 tIn ndt
112 MA* 114W 2% 02 fJlpft WV 02 214034 704.416-04-12 fo. U1* 
114 4.2K( 1/4W 2% 04 0i#FF WV 04 2142207 W7'£ FOR02 
ES 10 1 r4W 2% S OtpP WV AS TRWCich .docos 
B r580 1/4W 5% CS 1£.0F t0W 2 1223OI 
11R724008 2WW 5%S Cl 000F- olOW A4TRWPite 70: 1D 7 o
-
DIODE mm 
RB UJO 1.2f 5% CS . SOW 
/N2%C 19210"f CR1 AS Moor, Systemssttdh teo IN4WI1RIO t 1/4W 2%* B1 10.OpF 20W PIls 706 foeRI. 62 
RI 2.01(0 114W Multunm wtPot Oil IO0 pF 20W (4 Raqundi -
R112 20K0 1/4W Mulwmc~rmwtPot CI2IO0pF 10V 
R113 21.51(0 1/4W 2% 013 0.1FF WOV 
1114 21.5K(0R4 114W4K 142%C Motor ola may90be8 FORmeM014 by021115 11.310 21 414W 
11 42.2K(0 114W 2% 
HIl 21J51K0 1(4W 2%RI B 0t2 '4 1/W INTEGRA TED C RCUI TS 2NvA n01 ki w f,c.64 p i WIi 
R18 240 2W 10% Ut TAWi'hc10j (750., 1V~tOpIWMOEdIR20 24 2 1% U2 pSelly 6041 0 340aoi AN6 0na wof 12 . T .. 
R32 1 2 K 114W 2% 3 0ttao M w4741 2N A 2 2 02.i-006.2 rsnwidl 
TRWIT nouc 
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GAIN OFFSET 4 PLACES 
Oc[
 
Q21
 
RD R7 
0000 
G)o oooo oooooooOoaoooo ooo O 0 
INot: Alldlamr in bids 
TRWwnocr 
Ala 
GRl 
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TDCIOO7PCB 
-SI PRODUCT 0 9 00 * o 
,,-4

CtD
 
9
 
"If
 
0 
00 
0umss a0 am S 
0 
0 0 
TSKeWW0 - Enjundon Printd ChMtt Boad Layout (1X) (A IX Mylar pint isanilable on NqUff 
/Mfonntao do not =wrmany 1k-, 'a' pon ,p n of TRW ,'c.r 
TRWm 
All 
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APPENDIX H 
Schematic Diagrams of
 
Antenna Feed
 
Multiplexer Circuit,
 
Clock Recovery Circuit,
 
Demultiplexer, D/A Converter Circuit,
 
and
 
If amplifier strip/demodulator circuit
 
PN Code Generator
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